ACPM-920502-TR1 3x4 CDMA (BC0/BC10 & BC1) CDMA Dual-Band Power Amplifier Module with Integrated Coupler Preliminary Data Sheet



Description

The ACPM-920502 is the CDMA dual-band power amplifier module with integrated directional couplers designed for CDMA (3GPP2 BC0/BC10 & BC1) handsets as well as the wireless data card applications. It is designed to meet the stringent linearity requirements of the 3GPP and 3GPP2 standards including the cdma2000, 1xEV-DO Rev.0 and Rev.A while keeping excellent PAE over the entire power range by supporting 2 power modes (low and high power modes). This PA has low quiescent current and high PAE in both power modes. So the average power consumption is minimized to enhance the talk time.

The ACPM-920502 contains integrated directional couplers, 50Ω input and output matching networks, RF input & output DC blocking capacitors as well as the Vcc decoupling/bypass capacitors,. All these functions are integrated in a 16-pin surface-mount leadless package of 3x4 mm form factor and 0.9 mm thickness, so it can minimize the number of external components.

The integrated LB & HB directional couplers are daisy-chained internally. One coupler input port and one coupler output port are shared by the both bands.

The ACPM-920502 has integrated on-chip Vref and on-module bias switch, so the external LDO regulators and switches for external Vref are not required. It also makes the PA fully digitalcontrollable by the baseband chipset. The Ven pin turns the PA on and off by the digital control signal. All of the digital control input pins such as the Ven and Vmode are fully CMOS compatible down to the 1.8V logic.

The ACPM-920502 is manufactured on an advanced InGaP/GaAs HBT technology that provides excellent performance, temperature stability, ruggedness, and reliability.

Features

- CDMA dual-band PA supporting CDMA (BC0 / BC10, BC1)
- 2-mode power/gain control (low power and high power modes)
- Integrated daisy-chained LB & HB directional couplers
- High directivity (small coupled power or delivered power variation into mismatched load)
- Excellent PAE in low and mid power ranges.
- Low quiescent current in low power mode
- Excellent average power consumption and talk-time
- Spectral linearity supporting IS-95, cdma2k, 1xEV-DO Rev.0 & Rev.A
- Internally matched 50Ω RF input & output ports
- Internal RF input & output DC blocking capacitors
- Internal Vcc1 & Vcc2 bypass capacitors
- Internal Vref eliminating external LDO regulators and switches
- 1.8V CMOS compatible control logics (VH=1.35V~3.1V)
- 3x4x0.9mm 16-pad leadless surface-mount package
- Lead-free, RoHS compliant, Halogen-free, Sb-free, Green

Applications

 CDMA (BC0 / BC10 & BC1) dual -band handsets, Wireless USB data card dongles and embedded data cards.

Ordering Information

Part Number	Number of Devices	Container
ACPM-920502-TR1	1000	Tape & Reel (7")

This preliminary data is provided to assist you in the evaluation of product(s) currently under development. Until Avago Technologies releases this product for general sales, Avago Technologies reserves the right to alter prices, specifications, features, capabilities, functions, release dates, and remove availability of the product(s) at anytime.

Absolute Maximum Ratings

- Stresses in excess of the absolute ratings may cause permanent damage. Exposure to absolute ratings for extended periods of time may adversely affect reliability. Functional operation is not implied under these conditions.

Description	Condition	Min	Nominal	Max	Unit	Associated Pins
DC Supply Voltage (Vec)	RF Off, $Z_S=Z_L=50\Omega$	-	-	+5.0	V	Vcc1, Vcc2
DC Supply Voltage (Vcc)	RF On, $Z_S=Z_L=50\Omega$	-	-	+4.5	V	Vcc1, Vcc2
Enable Control Voltage (Ve	n_LB, Ven_HB)	-	-	+3.3	V	Ven_LB, Ven_HB
Mode Control Voltage (Vmo	ode)	-	-	+3.3	V	Vmode
RF Input Power (Pin)	$Z_S=Z_L=50\Omega$	-	-	+10	dBm	RFin_LB, RFin_HB
Storage Temperature (Tstg)	-55	-	+125	Ĵ	

No damage assuming only one parameter is set at limit at a time with all other parameters set at or below nominal value

Recommended Operating Condition

Description		Min	Nominal	Мах	Unit
DC Supply Voltage	VCC1 VCC2	3.2 0.5	3.4 3.4	4.35 3.4	V V
Enable Control Voltage (Ven_LB, Ven_HB)	V _{LOW} Vhigh	0 1.35	0 1.8	0.5 3.1	V V
Enable Control Current (Ien_LB, Ien_HB)		-	-	0.1	mA
Mode Control Voltage (Vmode)	V _{LOW} Vhigh	0 1.35	0 1.8	0.5 3.1	V V
Mode Control Current (Imode)	÷	-	-	0.1	mA
Operating Frequency (fe)	LB – CDMA	817		849	MHz
ode Control Voltage (Vmode) ode Control Current (Imode) perating Frequency (fc)	HB – CDMA	1850		1910	MHz
Case Temperature (Tc) – CDMA		-30	+25	+85	Ĵ

Operating Logic Table

Selected Band & Power Mode	Vcc1 / Vcc2	Ven_LB	Ven_HB	Vmode
LB HPM (Low Band High Power Mode)	On	Н	L	L
LB LPM (Low Band Low Power Mode)	On	Н	L	Н
HB HPM (High Band High Power Mode)	On	L	Н	L
HB LPM (High Band Low Power Mode)	On	L	Н	Н
PDM (Power Down Mode)	On	L	L	Х

Electrical Characteristics

- Conditions: Vcc=3.4V, Ta=25 $^\circ$ C, Z_{SOURCE} = Z_{LOAD} = 50 Ω - Signal Configuration: cdma2k 1x RC1 RL unless specified otherwise


CDMA Cellular (3GPP2 BC0 / BC10)


Characteristics		Condition	Min	Тур	Мах	Unit
Operating Frequen	cy Range	CDMA	817	-	849	MHz
		CDMA (1x RC1 RL), HPM	27.8	-	-	dBm
Maximum Linear O	ulpul Power	CDMA (1x RC1 RL), LPM	16	-	-	dBm
CDMA Adjacent Channel	HPM, Pout=27.8dBm, CDMA 1x RC1		27		dB	
Gain		LPM, Pout=16dBm, CDMA 1x RC1		16		dB
DAE		CDMA 1x RC1, HPM, Pout=27.8dBm		40.2		%
PAE		CDMA 1x RC1, LPM, Pout=16dBm		14.3		%
Tatal Currents Curren	- 1	CDMA 1x RC1, HPM, Pout=27.8dBm	-	440		mA
Total Supply Currel	nt	CDMA 1x RC1, LPM, Pout=16dBm	-	80		mA
Outersant Comment		НРМ	-	85		mA
Quiescent Current		LPM	-	15		mA
Frankla Carstral Cur		HPM, Ven_HB=1.8V	-		10	μA
Enable Control Cur	rent	LPM, Ven_HB=1.8V	-		10	μA
Mode Control Curre	ent	LPM, Vmode=1.8V	-		10	μA
Total Current in Power Down Mode		Ven_LB=Ven_HB=0V, Vmode=0V	-		5	μA
CDMA fc+/-885kHz /30kHz		CDMA 1x RC1, HPM, Pout=27.8dBm CDMA 1x RC1, LPM, Pout=16dBm	-	-	-45 -45	dBc
Power Ratio	fc+/-1.98MHz /30kHz	CDMA 1x RC1, HPM, Pout=27.8dBm CDMA 1x RC1, LPM, Pout=16dBm	-	-	-56 -56	dBc
Out-Of-Band Emission to PSB	At 816MHz	CDMA 1x RC1, fc=817.9MHz		-	-35	dBm/30kHz
Harmonic Suppression	2nd 3rd	CDMA 1x RC1, HPM, Pout=27.8dBm, Harmonic Power over 1MHz	-	-	-30 -30	dBc
Input VSWR			-	2.0 : 1		
Rx Band Noise		HPM, Pout=27.8dBm, Vcc=4.2V	-	-	TBD	dBm/Hz
GPS Band Noise		HPM, Pout=27.8dBm, Vcc=4.2V	-	-	TBD	dBm/Hz
Coupling Factor		Pout - Pcpl, RFout & Coupled Port Z_{LOAD} = 50 Ω	-	20	-	dB
Delivered Power Va under Load Mismat		Load VSWR = 2.5:1, All Phase, Constant Pcpl	-	±0.5	±1.0	dB
Stability (Spurious	Output)	In-Band Load VSWR ≤ 5:1 All Phase, Pout≤27.8dBm & Pin≤6dBm	-	-	-60	dBc
Ruggedness		Pout≤27.8dBm & Pin≤10dBm, All Phase, No Damage or Degradation	-	-	10:1	VSWR

CDMA PCS (3GPP2 BC1)

Characteristics	·	Condition	Min	Тур	Мах	Unit
Operating Frequence	cy Range	CDMA	1850	-	1910	MHz
Mauimun Linger O	stand Damas	CDMA (1x RC1 RL), HPM	28.4	-	-	dBm
Maximum Linear Ou	Operating Frequency Range Iaximum Linear Output Power Iaximum Linear Output Current Iaximum Linear Output Current Iaximonic Control Current Iarmonic Lippression Iarmonic L	CDMA (1x RC1 RL), LPM	16	-	-	dBm
Colo		HPM, Pout=28.4dBm, CDMA 1x RC1		27		dB
Gain		LPM, Pout=16dBm, CDMA 1x RC1		20		dB
		CDMA 1x RC1, HPM, Pout=28.4dBm		43.2		%
Enable Control Current Mode Control Current Total Current in Power Down Mod		CDMA 1x RC1, LPM, Pout=16dBm		15.85		%
		CDMA 1x RC1, HPM, Pout=28.4dBm	-	470		mA
Aximum Linear Output Power Gain PAE Fotal Supply Current Cuiescent Current Cuiescent Current Cable Control Current Fotal Current in Power Down Mode CDMA Adjacent Channel Power Ratio CDMA Adjacent Channel Power Ratio CDMA Adjacent Channel CDMA CDMA CDMA CURRENT CURRENTT CURRENTT CURRENT CURRENTT CURRENTT CURRENTT CURRENTT CURRENTT CURRENTT CURRE	IĽ	CDMA 1x RC1, LPM, Pout=16dBm	-	90		mA
		НРМ	-	85		mA
Quiescent Current		LPM	-	16		mA
		HPM, Ven_LB=1.8V	-		10	μA
CDMA Adjacent Channel	LPM, Ven_LB=1.8V	-		10	μA	
Mode Control Curre	ent	LPM, Vmode=1.8V	-		10	μA
Total Current in Pow	ver Down Mode	Ven_LB=Ven_HB=0V, Vmode=0V	-		5	μA
CDMA		CDMA 1x RC1, HPM, Pout=28.4dBm CDMA 1x RC1, LPM, Pout=16dBm	-	-	-45 -45	dBc
Power Ratio		CDMA 1x RC1, HPM, Pout=28.4dBm CDMA 1x RC1, LPM, Pout=16dBm	-	-	-53 -53	dBc
Harmonic Suppression		CDMA 1x RC1, HPM, Pout=28.4dBm, Harmonic Power over 1MHz	-	-	-30 -40	dBc
Input VSWR			-	2.0:1		-
Rx Band Noise		HPM, Pout=28.4dBm, Vcc=4.2V	-	-	TBD	dBm/Hz
GPS Band Noise		HPM, Pout=28.4dBm, Vcc=4.2V	-	-	TBD	dBm/Hz
Coupling Factor	bupling Factor Pout - Pcpl, RFout & Coupled Port $Z_{LOAD} = 50\Omega$		-	20	-	dB
		Load VSWR = 2.5:1, All Phase, Constant Pcpl	-	±0.5	±1.0	dB
Stability (Spurious C	Dutput)	In-Band Load VSWR ≤ 5:1, All Phase, Pout≤28.4dBm & Pin≤6dBm	-	-	-60	dBc
Ruggedness		Pout≤28.4dBm & Pin≤10dBm, All Phase, No Damage or Degradation	-	-	10:1	VSWR


Foot Print






Pin Descriptions

Pin #	Name	Description
1	Vcc1	Supply Voltage 1
2	RFin_HB	High Band RF Input
3	RFin_LB	Low Band RF Input
4	Ven_HB	High Band PA Enable
5	Ven_LB	Low Band PA Enable
6	Vmode	Mode Control
7	Gnd	Ground
8	Cpl_out	Coupled Out
9	Gnd	Ground
10	RFout_LB	Low Band RF Output
11	Gnd	Ground
12	Vcc2	Supply Voltage 2
13	Gnd	Ground
14	RFout_HB	High Band RF Output
15	Cpl_in	Coupled In
16	Gnd	Ground




Package Dimensions



Note:


- 1. Prior to production release, the marking will be 'E920502'. After the completion of Avago qualification testing and production release, the marking will revert to 'A920502'.
- 2. Upon mass production lots or samples 5th coding line will be add in.

Metallization




<X-Ray Top View>

Solder Mask Opening



<X-Ray Top View>

Solder Paste Stencil Aperture



<X-Ray Top View>

PCB Design Guidelines

The recommended PCB land pattern is shown in figures on the left side. The substrate is coated with solder mask between the I/O and conductive paddle to protect the gold pads from short circuit that is caused by solder bleeding/bridging.

Stencil Design Guidelines

A properly designed solder screen or stencil is required to ensure optimum amount of solder paste is deposited onto the PCB pads.


The recommended stencil layout is shown here. Reducing the stencil opening can potentially generate more voids. On the other hand, stencil openings larger than 100% will lead to excessive solder paste smear or bridging across the I/O pads or conductive paddle to adjacent I/O pads. Considering the fact that solder paste thickness will directly affect the quality of the solder joint, a good choice is to use laser cut stencil composed of 0.100mm(4mils) or 0.127mm(5mils) thick stainless steel which is capable of producing the required fine stencil outline.

Notes :


1. Dimensions in millimeters

2. CPL line in the different layer from RF OUT_LB/HB line with proper isolation is preferable for accurate coupling power detection.


Evaluation Board Schematic




Evaluation Board Description



Tape and Reel Information






Dimension List


Tape and Reel Format – 3 mm x 4 mm.

Reel Drawing

BACK VIEW



FRONT VIEW



NOTES:

- 1. Reel shall be labeled with the following information (as a minimum).
 - a. manufacturers name or symbol
- b. Agilent Technologies part number
- c. purchase order number
- d. date code
- e. quantity of units
- A certificate of compliance (c of c) shall be issued and accompany each shipment of product.
- 3. Reel must not be made with or contain ozone depleting materials.
- 4. All dimensions in millimeters (mm)

Plastic Reel Format (all dimensions are in millimeters)

Handling and Storage

ESD (Electrostatic Discharge)

Electrostatic discharge occurs naturally in the environment. With the increase in voltage potential, the outlet of neutralization or discharge will be sought. If the acquired discharge route is through a semiconductor device, destructive damage will result.

ESD countermeasure methods should be developed and used to control potential ESD damage during handling in a factory environment at each manufacturing site.

MSL (Moisture Sensitivity Level)

Plastic encapsulated surface mount package is sensitive to damage induced by absorbed moisture and temperature.

Avago Technologies follows JEDEC Standard J-STD 020B. Each component and package type is classified for moisture sensitivity by soaking a known dry package at various temperatures and relative humidity, and times. After soak, the components are subjected to three consecutive simulated reflows.

The out of bag exposure time maximum limits are determined by the classification test describe below which corresponds to a MSL classification level 6 to 1 according to the JEDEC standard IPC/JEDEC J-STD-020B and J-STD-033.

The ACPM-920502 is MSL3. Thus, according to the J-STD-033 p.11 the maximum Manufacturers Exposure Time (MET) for this part is 168 hours. After this time period, the part would need to be removed from the reel, de-taped and then re-baked. MSL classification reflow temperature for the ACPM-920502 is targeted at 260 $^{\circ}$ C +0/-5 $^{\circ}$ C. Figure and table on next page show typical SMT profile for maximum temperature of 260 +0/-5 $^\circ\!\!{\rm C}$.


Moisture Classification Level and Floor Life

MSL Level	Floor Life (out of bag) at factory ambient =< 30oC/60% RH or as stated
1	Unlimited at =< 30oC/85% RH
2	1 year
2a	4 weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label
Note :	

Note

1. The MSL Level is marked on the MSL Label on each shipping bag.

Reflow Profile Recommendations



Typical SMT Reflow Profile for Maximum Temperature = 260 + 0/-5 °C

Typical SMT Ref	flow Profile for	Maximum	Temperature =	260 +0/ -5 ℃
------------------------	------------------	---------	---------------	---------------------

Profile Feature	Sn-Pb Solder	Pb-Free Solder
Average ramp-up rate (TL to TP)	3℃/sec max	3℃ /sec max
Preheat		
- Temperature Min (Tsmin)	100 <i>°</i> C	150 ℃
- Temperature Max (Tsmax)	150 ℃	200 °C
- Time (min to max) (ts)	60-120 sec	60-180 sec
Tsmax to TL		
- Ramp-up Rate		3℃ /sec max
Time maintained above:		
- Temperature (TL)	183 <i>°</i> C	217 ℃
- Time (TL)	60-150 sec	60-150 sec
Peak temperature (Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5 ℃ of actual Peak Temperature (tp)	10-30 sec	20-40 sec
Ramp-down Rate	6℃ /sec max	6°C /sec max
Time 25 ℃ to Peak Temperature	6 min max.	8 min max.

Storage Condition

moisture barrier, antistatic bags. Shelf life in a sealed moisture barrier bag is 12 months at <40 $^\circ C$ and 90% relative humidity (RH) J-STD-033 p.7.

Out-of-Bag Time Duration

After unpacking the device must be soldered to the PCB within 168 hours as listed in the J-STD-020B p.11 with factory conditions <30 °C and 60% RH.

Baking

It is not necessary to re-bake the part if both conditions (storage conditions and out-of bag conditions) have been satisfied. Baking must be done if at least one of the conditions above have not been satisfied. The baking conditions are 125 °C for 12 hours J-STD-033 p.8.

CAUTION

Tape and reel materials typically cannot be baked at the temperature described above. If out-of-bag exposure time is exceeded, parts must be baked for a longer time at low temperatures, or the parts must be de-reeled, de-taped, re-baked and then put back on tape and reel. (See moisture sensitive warning label on each shipping bag for information of baking).

Board Rework

Component Removal, Rework and Remount

If a component is to be removed from the board, it is recommended that localized heating be used and the maximum body temperatures of any surface mount component on the board not exceed 200 °C. This method will minimize moisture related component damage. If any component temperature exceeds 200 °C, the board must be baked dry per 4-2 prior to rework and/or component removal. Component temperatures shall be measured at the top center of the package body. Any SMD packages that have not exceeded their floor life can be exposed to a maximum body temperature as high as their specified maximum reflow temperature.

Removal for Failure Analysis

Not following the above requirements may cause moisture/reflow damage that could hinder or completely prevent the determination of the original failure mechanism.

Baking of Populated Boards

Some SMD packages and board materials are not able to withstand long duration bakes at 125 °C. Examples of this are some FR-4 materials, which cannot withstand a 24 hr bake at 125 °C. Batteries and electrolytic capacitors are also temperature sensitive. With component and board temperature restrictions in mind, choose a bake temperature from Table 4-1 in J-STD 033; then determine the appropriate bake duration based on the component to be removed. For additional considerations see IPC-7711 andIPC-7721.

Derating due to Factory Environmental Conditions

Factory floor life exposures for SMD packages removed from the dry bags will be a function of the ambient environmental conditions. A safe, yet conservative, handling approach is to expose the SMD packages only up to the maximum time limits for each moisture sensitivity level as shown in next table. This approach, however, does not work if the factory humidity or temperature is greater than the testing conditions of 30 °C/60% RH. A solution for addressing this problem is to derate the exposure times based on the knowledge of moisture diffusion in the component package materials ref. JESD22-A120). Recommended equivalent total floor life exposures can be estimated for a range of humidity and temperatures based on the nominal plastic thickness for each device.

Table on next page lists equivalent derated floor lives for humidity ranging from 20-90% RH for three temperature, 20 $^\circ$ C , 25 $^\circ$ C , and 30 $^\circ$ C.

Table on next page is applicable to SMDs molded with novolac, biphenyl or multifunctional epoxy mold compounds. The following assumptions were used in calculating this table:

1. Activation Energy for diffusion = 0.35eV (smallest known value).

2. For ≤60% RH, use Diffusivity = 0.121exp (-0.35eV/kT) mm2/s

(this used smallest known Diffusivity @ 30 °C).

- 3. For >60% RH, use Diffusivity = 1.320exp (-0.35eV/kT) mm2/s
- (this used largest known Diffusivity @ 30°C).

Recommended Equivalent Total Floor Life (days) @ 20°C, 25 °C & 30 °C, 35 °C

For ICs with Novolac, Biphenyl and Multifunctional Epoxies (Reflow at same temperature at which the component was classified) Maximum Percent Relative Humidity

Package Type and	Moisture Sensitivity											
Body Thickness	Level	5%	10%	20%	30%	40%	50%	60%	70%	80%	90%	
		8	∞	94	44	32	26	16	7	5	4	3
	Level 2a	8	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	124 167	60 78	41 53	33 42	28 36	10 14	7 10	6 8	3
		00	~	231	103	69	57	47	19	13	10	2
Body Thickness ≥3.1 mm		8	~	8	7	6	6	6	4	3	3	3
Including	Level 3	8	∞	10 13	9 11	8 10	7 9	7 9	5 7	4	4 5	3 2
PQFPs >84 pin,		8	∞	17	14	13	12	12	10	8	7	2
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3 5	3	3	2	2	2	2	1	1	3
PLCCs (square)	Level 4	8	6	4 5	4 5	4 5	3 5	3 4	3 3	2 3	2 3	2
All MQFPs		8	8	7	7	7	7	6	5	4	4	2
or		8 8	2 4	2 3	2 3	2 2	1 2	1 2	1 2	1 1	1	3
All BGAs ≥1 mm	Level 5	00	5	5	4	4	3	3	2	2	2	2
All DOAS = 1 IIIII		8	7	7	6	5	5	4	3	3	3	20
		80	1	1 1	1 1	1	1 1	1 1	1 1	1 1	1	3
	Level 5a	~	3	2	2	2	2	2	1	1	1	2
		∞	5 ∞	 ∞	3 ∞	3 58	3 30	2 22	2	2	2	2
	Level De	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	86	39	28	4	3	2	3
	Level 2a	~~	~	~~	∞	148	51	37	6	4	3	2
Body 2.1 mm		∞	∞	∞ 12	∞ 9	∞ 7	69 6	49 5	8	5	4	20
≤ Thickness	Level 3	8	∞	19	12	9	8	7	3	2	2	3
<3.1 mm including	Level 3	∞	∞	25 32	15 19	12 15	10	9 12	5 7	3 5	3	2
PLCCs (rectangular)		8 8	5	4	3	3	13 2	2	1	1	4	3
	Level 4	~	7	5	4	4	3	3	2	2	1	30
18-32 pin		8	9 11	7 9	5 7	5 6	4	4 5	3 4	2 3	2 3	2! 2(
SOICs (wide body)		8	3	2	2	2	2	1	1	1	1	3
SOICs ≥20 pins,	Level 5	∞	4	3	3	2	2	2	1	1	1	30
PQFPs <b>≤80 pins</b>		8	5 6	4 5	3 5	3 4	3 4	3 4	2 3	1 3	1 2	2
		~	1	1	1	1	1	1	1	0.5	0.5	3
	Level 5a	8	2 2	1 2	1 2	1 2	1 2	1 2	1 1	0.5 1	0.5 1	30 25
		00	3	2	2	2	2	2	2	2	1	20
		~	∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	∞	∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	17	1	0.5	0.5	3
	Level 2a	8	00 00	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	∞ ∞	00 00	28 ∞	1 2	1 1	1	3
		8	∞	∞	∞	~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	∞	2	2	1	2
Body Thickness <2.1 mm		∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	∞	8 11	5 7	1 1	0.5	0.5	3!
including SOICs <18 pin All TQFPs, TSOPs or	Level 3	8	~	8	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	14	10	2	1	1	2
		8	∞	~	∞	∞	20	13	2	2	1	2
		00 00	∞	00 00	7 9	4 5	3 4	2 3	1 1	0.5 1	0.5 1	3!
	Level 4	8	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	∞	12	7	5	4	2	1	1	2
		∞	∞	∞	17	9	7	6	2	2	1	2
All BGAs <1 mm body		80	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	7 13	3 5	2 3	2 2	1 2	1 1	0.5 1	0.5 1	3
thickness	Level 5	~	00	18	6	4	3	3	2	1	1	2
		8	∞ 7	26	8	6	5	4	2	2	1	2
		8	7 10	2 3	1 2	1	1 1	1 1	1 1	0.5 1	0.5 0.5	3
	Level 5a	~~	13	5	3	2	2	2	1	1	1	2

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited. in the United States and other countries. Data subject to change. Copyright © 2010 Avago Technologies Limited. All rights reserved.

