Standard Products

Datasheet

ACT8508 32-Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

www.aeroflex.com/mux

April 2, 2014

FEATURES

- 32 Channels provided by two independent 16-channel multiplexers
- Radiation performance
  - Total dose: 300 krads(Si), Dose rate = 50 - 300 rads(Si)/s
  - SEU: Immune up to 120 MeV-cm^2/mg
  - SEL: Immune by process design
- Full military temperature range
- Low power consumption < 30mW
- Two address busses (A0-3 & B0-3), and two enable lines afford flexible organization
- All channel inputs protected by ±20V nominal Transorbs
- Fast access time 1500ns typical
- Break-Before-Make switching
- High analog input impedance (power on or off)
- Designed for aerospace and high reliability space applications
- Packaging – Hermetic ceramic
  - 96 leads, 1.32"Sq x 0.20"Ht quad flat pack
  - Typical Weight 15 grams
- **Aeroflex Plainview's Radiation Hardness Assurance Plan is DLA Certified to MIL-PRF-38534, Appendix G.**

GENERAL DESCRIPTION

Aeroflex's ACT8508 is a radiation tolerant, 32 channel multiplexer MCM (multi-chip module) with electrostatic discharge (ESD) protection on all channel inputs.

The ACT8508 has been specifically designed to meet exposure to radiation environments. It is available in a 96 lead High Temperature Co-Fired Ceramic (HTCC) Quad Flatpack (CQFP). It is guaranteed operational from -55°C to +125°C. Available screened in accordance with MIL-PRF-38534, the ACT8508 is ideal for demanding military and space applications.

ORGANIZATION AND APPLICATION

The ACT8508 consists of two 16 channel multiplexers arranged as shown in the Block Diagram. The ACT8508 design is inherently radiation tolerant.

A SECTION

Sixteen (16) channels addressable by bus A_0~A_3, in one 16 channel block including enable.

B SECTION

Sixteen (16) channels addressable by bus B_0~B_3, in one 16 channel block including enable.



ACT8508 32 – CHANNEL ANALOG MUX BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS 1/

Parameter	Range	Units
Case Operating Temperature Range	-55 to +125	°C
Storage Temperature Range	-65 to +150	°C
Supply Voltage +VEE (Pin 44) -VEE (Pin 46) VREF (Pin 48)	 +16.5 -16.5 +16.5	 V V V
Digital Input Overvoltage VEN (Pins 5, 92), VA (Pins 1, 3, 93, 95), VB (Pins 2, 4, 94, 96)	< VREF +4 > GND -4	V V
Analog Input Over Voltage VS	±18V	V

Notes:
1/ All measurements are made with respect to ground.

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only; functional operation beyond the "Operation Conditions" is not recommended and extended exposure beyond the "Operation Conditions" may affect device reliability.

RECOMMENDED OPERATING CONDITIONS 1/

Symbol	Parameter	Typical	Units
+VEE	+15V Power Supply Voltage	+15.0	V
-VEE	-15V Power Supply Voltage	-15.0	V
VREF	Reference Voltage	+5.00	V
VAL	Logic Low Level	+0.8	V
VAH	Logic High Level	+4.0	V

1/ Power Supply turn-on sequence shall be as follows: +VEE, -VEE, followed by VREF.

DC ELECTRICAL PERFORMANCE CHARACTERISTICS 1/

(TC = -55°C TO +125°C, +VEE = +15V, -VEE = -15V, VREF = +5.0V -- UNLESS OTHERWISE SPECIFIED)

Parameter	Symbol	Conditions	Min	Max	Units
Supply Current	+IEE	VEN(0-31) = VA(0-3)A = VA(0-3)B = 0	0.2	1	mA
	-IEE	VEN(0-31) = VA(0-3)A = VA(0-3)B = 0	-1	-0.2	mA
	+ISBY	VEN(0-31) = 4V, VA(0-3)A = VA(0-3)B = 0 6/	0.2	1	mA
	-ISBY	VEN(0-31) = 4V, VA(0-3)A = VA(0-3)B = 0 6/	-1	-0.2	mA
Address Input Current	IAL(0-3)A	VA = 0V 7/	-1	1	µA
	IAH(0-3)A	VA = 5V 7/	-1	1	µA
	IAL(0-3)B	VB = 0V 7/	-1	1	µA
	IAH(0-3)B	VB = 5V 7/	-1	1	µA
Enable Input Current	IENL(0-15)	VEN(0-15) = 0V 7/	-1	1	µA
	IENH(0-15)	VEN(0-15) = 5V 7/	-1	1	µA
	IENL(16-31)	VEN(16-31) = 0V 7/	-1	1	µA
	IENH(16-31)	VEN(16-31) = 5V 7/	-1	1	µA

DC ELECTRICAL PERFORMANCE CHARACTERISTICS 1/ (continued)

(TC = -55°C TO +125°C, +VEE = +15V, -VEE = -15V, VREF = +5.0V -- UNLESS OTHERWISE SPECIFIED)

Parameter	Symbol	Conditions		Min	Max	Units
Positive Input Leakage Current CH0-CH31	+ISOFFOUTPUT	VIN = +10V, VEN = 4V, output and all unused MUX inputs under test = -10V 2/, 3/, 7/		-100	+700	nA
Negative Input Leakage Current CH0-CH31	-ISOFFOUTPUT	VIN = -10V, VEN = 4V, output and all unused MUX inputs under test = +10V 2/, 3/, 7/		-100	+700	nA
Output Leakage Current OUTPUTS (pins 25 & 70)	+IDOFFOUTPUT	VOUT = +10V, VEN = 4V, output and all unused MUX inputs under test = -10V 3/, 4/, 7/		-100	+100	nA
Output Leakage Current OUTPUTS (pins 25 & 70)	-IDOFFOUTPUT	VOUT = -10V, VEN = 4V, output and all unused MUX inputs under test = +10V 3/, 4/, 7/		-100	+100	nA
Input Clamped Voltage CH0 - CH31	+VCLMP	VEN = 4V, all unused MUX inputs under test are open. 3/	+25°C +125°C -55°C	18.0 18.0 17.5	23.0 23.5 22.5	V V V
Input Clamped Voltage CH0 - CH31	-VCLMP		+25°C +125°C -55°C	-23.0 -23.5 -22.5	-18.0 -18.0 -17.5	V V V
Switch ON Resistance OUTPUTS (pins 25 & 70)	$R_{DS(ON)}(0\text{-}31)_A$	VIN = +15V, VEN = 0.8V, IOUT = -1mA 2/, 3/, 5/		500	3000	Ω
	$R_{DS(ON)}(0\text{-}31)_B$	VIN = +5V, VEN = 0.8V, IOUT = -1mA 2/, 3/, 5/		500	3000	Ω
	$R_{DS(ON)}(0\text{-}31)_C$	VIN = -5V, VEN = 0.8V, IOUT = +1mA 2/, 3/, 5/		500	3000	Ω

Notes:

1/ Measure inputs sequentially. Ground all unused inputs of the device under test. VA is the applied input voltage to the address lines A(0-3). VB is the applied input voltage to the address lines B(0-3).

2/ VIN is the applied input voltage to the input channels CH0-CH31.

3/ VEN is the applied input voltage to the enable lines En(0-15), En(16-31).

4/ VOUT is the applied input voltage to the output lines OUTPUT(0-15), OUTPUT(16-31).

5/ Negative current is the current flowing out of each of the MUX pins. Positive current is the current flowing into each MUX pin.

6/ Not tested, guaranteed to the specified limits.

7/ These parameters for Tc = -55°C are guaranteed by design, characterization, or correlation to other test parameters but not production tested.

SWITCHING CHARACTERISTICS

(TC = -55°C TO +125°C, +VEE = +15V, -VEE = -15V, VREF = +5.0V -- UNLESS OTHERWISE SPECIFIED)

Parameter	Symbol	Conditions	Min	Max	Units
Switching Test MUX	t_AHL	RL = 10KΩ, CL = 50pF	10	1500	ns
	t_ALH	RL = 10KΩ, CL = 50pF Tc = +25°C, +125°C Tc = -55°C	10 10	2000 5000	ns ns
	$t_{ON}EN$	RL = 1KΩ, CL = 50pF	10	1500	ns
	$t_{OFF}EN$		10	1000	ns

TRUTH TABLE (CH0 – CH15)

B3	B2	B1	B0	EN(0-15)	"ON" CHANNEL 1/
X	X	X	X	H	NONE
L	L	L	L	L	CH0
L	L	L	H	L	CH1
L	L	H	L	L	CH2
L	L	H	H	L	CH3
L	H	L	L	L	CH4
L	H	L	H	L	CH5
L	H	H	L	L	CH6
L	H	H	H	L	CH7
H	L	L	L	L	CH8
H	L	L	H	L	CH9
H	L	H	L	L	CH10
H	L	H	H	L	CH11
H	H	L	L	L	CH12
H	H	L	H	L	CH13
H	H	H	L	L	CH14
H	H	H	H	L	CH15

1/ Between CH0-15 and OUTPUT (0-15)

TRUTH TABLE (CH16 – CH31)

A3	A2	A1	A0	EN(16-31)	"ON" CHANNEL 1/
X	X	X	X	H	NONE
L	L	L	L	L	CH16
L	L	L	H	L	CH17
L	L	H	L	L	CH18
L	L	H	H	L	CH19
L	H	L	L	L	CH20
L	H	L	H	L	CH21
L	H	H	L	L	CH22
L	H	H	H	L	CH23
H	L	L	L	L	CH24
H	L	L	H	L	CH25
H	L	H	L	L	CH26
H	L	H	H	L	CH27
H	H	L	L	L	CH28
H	H	L	H	L	CH29
H	H	H	L	L	CH30
H	H	H	H	L	CH31

1/ Between CH16-31 and OUTPUT (16-31)



Definition of t_AHL



Definition of t_ALH



Definition of $t_{ON}EN$ and $t_{OFF}EN$

NOTE: f = 10KHz, Duty cycle = 50%.

ACT8508 SWITCHING DIAGRAMS

PIN NUMBERS & FUNCTIONS

ACT8508 – 96 Leads Ceramic QUAD Flat Pack					
Pin #	**Function**	**Pin #**	**Function**	**Pin #**	**Function**
1	A2	33	CH11	65	GND
2	B2	34	GND	66	GND
3	A3	35	CH12	67	NC
4	B3	36	GND	68	NC
5	$\overline{EN}$ 0-15	37	CH13	69	NC
6	NC	38	GND	70	Output V(16-31)
7	CH0	39	CH14	71	GND
8	GND	40	GND	72	GND
9	CH1	41	CH15	73	CH31
10	GND	42	GND	74	CH30
11	CH2	43	NC	75	CH29
12	GND	44	+VEE	76	CH28
13	CH3	45	NC	77	CH27
14	GND	46	-VEE	78	CH26
15	CH4	47	NC	79	CH25
16	GND	48	VREF	80	CH24
17	CH5	49	NC	81	CH23
18	GND	50	CASE GND	82	CH22
19	CH6	51	GND	83	CH21
20	GND	52	GND	84	CH20
21	CH7	53	GND	85	CH19
22	GND	54	GND	86	CH18
23	GND	55	GND	87	CH17
24	GND	56	GND	88	CH16
25	Output V(0-15)	57	GND	89	GND
26	NC	58	GND	90	GND
27	CH8	59	GND	91	NC
28	GND	60	GND	92	$\overline{EN}$ 16-31
29	CH9	61	GND	93	A0
30	GND	62	GND	94	B0
31	CH10	63	GND	95	A1
32	GND	64	GND	96	B1

NOTE: It is recommended that all "NC" or "no connect pin", be grounded. This eliminates or minimizes any ESD or static buildup.

ORDERING INFORMATION

Model	DLA SMD #	Screening	Package
ACT8508-7	-	Commercial Flow, +25°C testing only	QUAD Flat Pack
ACT8508-S	5962-0822601KXC	In accordance with DLA SMD	
ACT8508-901-1S	5962F0822601KXC	In accordance with DLA Certified RHA Program Plan to RHA Level "F", 300krad(Si)	

FLAT PACKAGE OUTLINE



Note: Outside ceramic tie bars not shown for clarity. Contact factory for details.

EXPORT CONTROL:

This product is controlled for export under the International Traffic in Arms Regulations (ITAR). A license from the U.S. Government is required prior to the export of this product from the United States.

www.aeroflex.com/HiRel info-ams@aeroflex.com

Datasheet Definitions:

Advanced	*Product in Development*
Preliminary	*Shipping Non-Flight Prototypes*
Datasheet	*Shipping QML and Reduced HiRel*

AEROFLEX
A passion for performance.

Our passion for performance is defined by three attributes.

Solution-Minded | Performance-Driven | Customer-Focused