

ACT8945A

Rev 6, 01-Feb-16

Advanced PMU for Atmel SAMA5Dx Series & SAM9 Series Processors

FEATURES

- Three Step-Down DC/DC Converters
- Four Low-Dropout Linear Regulators
- Integrated ActivePath[™] Charger
- I²C[™] Serial Interface
- Advanced Enable/Disable Sequencing Controller
- Minimal External Components
- Tiny 5×5mm TQFN55-40 Package
 - 0.75mm Package Height
 - Pb-Free and RoHS Compliant

GENERAL DESCRIPTION

The ACT8945A is a complete, cost effective, highly-efficient *ActivePMU*TM power management solution, optimized for the unique power, voltage-sequencing, and control requirements of the Atmel SAMA5D2 ,SAMA5D3 series: SAMA5D[31/33/34/35/36], and Atmel SAM9 series: SAM9G[15/25/35/45/46], SAM9X[25/35], SAM9M[10/11], SAM9N[11/12] processors. It is ideal for a wide range of high performance portable handheld applications such as

human-machine interfaces, control panels, smart grid infrastructures, network gateways, M2M systems, 2D barcode scanners, barcode printers, machine vision equipment, as well as home and commercial building automations, POS terminals, medical devices and white goods. This device integrates the *ActivePath*TM complete battery charging and management system with seven power supply channels.

This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators, along with a complete battery charging solution featuring the advanced *ActivePath*TM system-power selection function.

The three DC/DC converters utilize a high-efficiency, fixed-frequency (2MHz), current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1100mA of output current, while the third supports up to 1200mA. All four low-dropout linear regulators are high-performance, low-noise regulators that supply up to 320mA of output current.

The ACT8945A is available in a compact, Pb-Free and RoHS-compliant TQFN55-40 package.

TYPICAL APPLICATION DIAGRAM








TABLE OF CONTENTS

| General Information | p. 0 |)1 |
|---|------|----|
| Functional Block Diagram | p. 0 |)4 |
| Ordering Information | p. 0 |)5 |
| Pin Configuration | p. 0 |)5 |
| Pin Descriptions | • | |
| Absolute Maximum Ratings | | |
| I ² C Interface Electrical Characteristics | | |
| Global Register Map | • | |
| Register and Bit Descriptions | | |
| System Control Electrical Characteristics | | |
| Step-Down DC/DC Electrical Characteristics | | |
| Low-Noise LDO Electrical Characteristics | | |
| | | |
| ActivePath TM Charger Electrical Characteristics | | |
| Typical Performance Characteristics | • | |
| System Control Information | | |
| Interfacing with the Atmel SAMA5D2, SAMA5D3 Series & SAM9 Series Processors | | |
| Control Signals | | |
| Push-Button Control | | |
| Control Sequences | • | |
| Functional Description | | |
| I ² C Interface | | |
| Voltage Monitor and Interrupt | p. 3 | 30 |
| Thermal Shutdown | • | |
| Step-Down DC/DC Regulators | p. 3 | 32 |
| General Description | | |
| 100% Duty Cycle Operation | | |
| Synchronous Rectification | | |
| Soft-Start | | |
| Compensation | • | |
| Configuration Options | | |
| OK[] and Output Fault Interrupt | | |
| PCB Layout Considerations | - | |
| Low-Noise, Low-Dropout Linear Regulators | | |
| General Description | | |
| Output Current Limit | | |
| Compensation | • | |
| Configuration OptionsOK[] and Output Fault Interrupt | | |
| PCB Layout Considerations | | |
| · | | |
| ActivePath TM Charger | | |
| General Description | | |
| System Configuration Optimization | | |
| Input Protection | | |
| Battery Management | | |
| Charge Current Programming | | |
| Charger Input Interrupts | - | |
| Charge-Control State Machine | | |
| State Machine Interrupts | - | |
| Thermal Regulation | - | |
| Charge Safety Timers | | |
| Charger Timer Interrupts | | |
| Charge Status Indicator | | |
| Reverse-Current Protection | | |
| Battery Temperature Monitoring | p. 4 | Ю |
| Battery Temperature Interrupts | p. 4 | 1 |
| | | |






TABLE OF CONTENTS

| ERRATA INFO | p. 42 |
|--|-------|
| Errata Name | |
| Device Identification | p. 42 |
| Description | |
| Recommendation | p. 42 |
| Workaround | p. 42 |
| TQFN55-40 Package Outline and Dimensions | • |
| Revision History | n 44 |



FUNCTIONAL BLOCK DIAGRAM






ORDERING INFORMATION®®

| PART NUMBER | V _{OUT1} /V _{STBY1} ® | V _{OUT2} /V _{STBY2} | V _{OUT3} /V _{STBY3} | V _{OUT4} | V _{OUT5} | V _{OUT6} | V OUT7 | PACKAGE | PINS | TEMPERATURE RANGE |
|-----------------|---|---------------------------------------|---------------------------------------|-------------------|-------------------|-------------------|---------------|-----------|------|----------------------|
| ACT8945AQJ305-T | 1.8V/1.8V | 1.2V/1.0V | 3.3V/3.3V | 2.5V | 3.3V | OFF | OFF | TQFN55-40 | 40 | -40°C to +85°C |
| ACT8945AQJ405-T | 1.5V/1.35V | 1.2V/1.2V | 3.3V/3.3V | 2.5V | 3.3V | OFF | OFF | TQFN55-40 | 40 | -40°C to +85°C |

- ①: All Active-Semi components are RoHS Compliant and with Pb-free plating otherwise specified.
- ②: Standard product options are listed in this table. Contact factory for custom options. Minimum order quantity is 15,000 units.
- ③: To select V_{STBYX} as the output regulation voltage for REGx, drive VSEL to logic high. V_{STBYX} can be set by software via I²C interface. Refer to appropriate sections of this datasheet for V_{STBYX} setting.
- @: Vouti = 1.35V @VSEL=VIN and Vouti = 1.5V @VSEL=0 for ACT8945AQJ405-T regulator setting.



PIN CONFIGURATION

TOP VIEW RFFRP BAT OUT1 BAT **ACTIVE** GΑ nSTAT A33KY25 OUT4 SDA DATE CODE OUT5 SCL INL VSEL OUT7 TH OUT6 ISET nPBIN CHGLEV ΕP **PWRHLD** ACIN

Thin - QFN (TQFN55-40)



PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION | | | | | | | |
|-----|---------|---|--|--|--|--|--|--|--|
| 1 | REFBP | Reference Bypass. Connect a 0.047µF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown. | | | | | | | |
| 2 | OUT1 | output Feedback Sense for REG1. | | | | | | | |
| 3 | GA | Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP12 and GP3 together at a single point as close to the IC as possible. | | | | | | | |
| 4 | OUT4 | REG4 output. Capable of delivering up to 320mA of output current. Connect a 3.3μF ceramic capacitor from OUT4 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled. | | | | | | | |
| 5 | OUT5 | REG5 output. Capable of delivering up to 320mA of output current. Connect a 3.3μF ceramic capacitor from OUT5 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled. | | | | | | | |
| 6 | INL | Power Input for REG4, REG5, REG6, and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible. | | | | | | | |
| 7 | OUT7 | REG7 output. Capable of delivering up to 320mA of output current. Connect a 3.3μF ceramic capacitor from OUT7 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled. | | | | | | | |
| 8 | OUT6 | REG6 output. Capable of delivering up to 320mA of output current. Connect a 3.3μF ceramic capacitor from OUT6 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled. | | | | | | | |
| 9 | nPBIN | Master Enable Input. Drive nPBIN to GA through a $50k\Omega$ resistor to enable the IC, drive nPBIN directly to GA to assert a manual reset condition. Refer to the <i>nPBIN Multi-Function Input</i> section for more information. nPBIN is internally pulled up to VSYS through a $35k\Omega$ resistor. | | | | | | | |
| 10 | PWRHLD | Power Hold Input. Enable input for all regulators. PWRHLD is internally pulled down to GA through $300 \mathrm{km}$ so the Control Sequences section for more information. | | | | | | | |
| 11 | nRSTO | Active Low Reset Output. See the nRSTO Output section for more information. | | | | | | | |
| 12 | nIRQ | Open-Drain Interrupt Output. nIRQ is asserted any time an unmasked fault condition exists or a charger interrupt occurs. See the <i>nIRQ Output</i> section for more information. | | | | | | | |
| 13 | nPBSTAT | Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the nPBIN is pushed, and is high-Z otherwise. See the <i>nPBSTAT Output</i> section for more information. | | | | | | | |
| 14 | GP3 | Power Ground for REG3. Connect GA, GP12, and GP3 together at a single point as close to the IC as possible. | | | | | | | |
| 15 | SW3 | Switching Node Output for REG3. | | | | | | | |
| 16 | VP3 | Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as possible. | | | | | | | |
| 17 | OUT3 | Output Feedback Sense for REG3. | | | | | | | |
| 18 | PWREN | Power Enable Input. Refer to the Control Sequences section for more information. | | | | | | | |
| 19 | nLBO | Low Battery Indicator Output. nLBO is asserted low whenever the voltage at LBI is lower than 1.2V, and is high-Z otherwise. See the <i>Precision Voltage Detector</i> section for more information. | | | | | | | |
| 20 | LBI | Low Battery Input. The input voltage is compared to 1.2V and the output of this comparison drives nLBO. See the <i>Precision Voltage Detector</i> section for more information. | | | | | | | |
| 21 | ACIN | AC Input Supply Detection. See the Charge Current Programming section for more information. | | | | | | | |
| 22 | CHGLEV | Charge Current Selection Input. See the Charge Current Programming section for more information. | | | | | | | |
| | | | | | | | | | |



PIN DESCRIPTIONS CONT'D

| PIN | NAME | DESCRIPTION | | | | | | |
|--------|-------|---|--|--|--|--|--|--|
| 23 | ISET | Charge Current Set. Program the charge current by connecting a resistor (R_{ISET}) between ISET and GA. See the <i>Charge Current Programming</i> section for more information. | | | | | | |
| 24 | TH | Temperature Sensing Input. Connect to battery thermistor. TH is pulled up with a 102μA (typ) current internally. See the <i>Battery Temperature Monitoring</i> section for more information. | | | | | | |
| 25 | VSEL | Step-Down DC/DCs Output Voltage Selection. Drive to logic low to select default output voltage. Drive to logic high to select secondary output voltage. See the <i>Output Voltage Programming</i> section for more information. | | | | | | |
| 26 | SCL | Clock Input for I ² C Serial Interface. | | | | | | |
| 27 | SDA | Data Input for I ² C Serial Interface. Data is read on the rising edge of SCL. | | | | | | |
| 28 | nSTAT | Active-Low Open-Drain Charger Status Output. nSTAT has a 8mA (typ) current limit, allowing it to directly drive an indicator LED without additional external components. See the <i>Charge Status Indicator</i> section for more information. | | | | | | |
| 29, 30 | BAT | Battery Charger Output. Connect this pin directly to the battery anode (+ terminal) | | | | | | |
| 31, 32 | VSYS | System Output Pin. Bypass to GA with a 10µF or larger ceramic capacitor. | | | | | | |
| 33 | CHGIN | Power Input for the Battery Charger. Bypass CHGIN to GA with a capacitor placed as close to the IC as possible. | | | | | | |
| 34 | OUT2 | Output Feedback Sense for REG2. | | | | | | |
| 35 | VP2 | Power Input for REG2. Bypass to GP12 with a high quality ceramic capacitor placed as close to the IC as possible. | | | | | | |
| 36 | SW2 | Switching Node Output for REG2. | | | | | | |
| 37 | GP12 | Power Ground for REG1 and REG2. Connect GA, GP12 and GP3 together at a single point as close to the IC as possible. | | | | | | |
| 38 | SW1 | Switching Node Output for REG1. | | | | | | |
| 39 | VP1 | Power Input for REG1. Bypass to GP12 with a high quality ceramic capacitor placed as close to the IC as possible. | | | | | | |
| 40 | NC1 | No Connect. Not internally connected. | | | | | | |
| EP | EP | Exposed Pad. Must be soldered to ground on PCB. | | | | | | |



ABSOLUTE MAXIMUM RATINGS®

| PARAMETER | VALUE | UNIT |
|---|----------------------------------|------|
| VP1, VP2 to GP12 VP3 to GP3 | -0.3 to + 6 | ٧ |
| BAT, VSYS, INL to GA | -0.3 to + 6 | V |
| CHGIN to GA | -0.3 to + 14 | V |
| SW1, OUT1 to GP12 | -0.3 to (V _{VP1} + 0.3) | V |
| SW2, OUT2 to GP12 | -0.3 to (V _{VP2} + 0.3) | V |
| SW3, OUT3 to GP3 | -0.3 to (V _{VP3} + 0.3) | V |
| nIRQ, nLBO, nPBSTAT, nRSTO, nSTAT to GA | -0.3 to + 6 | V |
| nPBIN, ACIN, CHGLEV, ISET, LBI, PWRHLD, PWREN, REFBP, SCL, SDA, TH, VSEL to GA | -0.3 to (V _{SYS} + 0.3) | ٧ |
| OUT4, OUT5, OUT6, OUT7 to GA | -0.3 to (V _{INL} + 0.3) | V |
| GP12, GP3 to GA | -0.3 to + 0.3 | V |
| Operating Ambient Temperature | -40 to 85 | °C |
| Maximum Junction Temperature | 125 | °C |
| Maximum Power Dissipation TQFN55-40 (Thermal Resistance θ_{JA} = 30°C/W) | 2.7 | W |
| Storage Temperature | -65 to 150 | °C |
| Lead Temperature (Soldering, 10 sec) | 300 | °C |

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.




I²C INTERFACE ELECTRICAL CHARACTERISTICS

(V_{VSYS} = 3.6V, T_A = 25°C, unless otherwise specified.)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------------|---|------|-----|------|------|
| SCL, SDA Input Low | $V_{VSYS} = 3.1V$ to 5.5V, $T_A = -40$ °C to 85°C | | | 0.35 | V |
| SCL, SDA Input High | $V_{VSYS} = 3.1V$ to 5.5V, $T_A = -40$ °C to 85°C | 1.55 | | | V |
| SDA Leakage Current | | | | 1 | μA |
| SCL Leakage Current | | | | 2 | μA |
| SDA Output Low | I _{OL} = 5mA | | | 0.35 | V |
| SCL Clock Period, t _{SCL} | | 1.5 | | | μs |
| SDA Data Setup Time, t _{SU} | | 100 | | | ns |
| SDA Data Hold Time, t _{HD} | | 300 | | | ns |
| Start Setup Time, t _{ST} | For Start Condition | 100 | | | ns |
| Stop Setup Time, t _{SP} | For Stop Condition | 100 | | | ns |

Figure 1: I²C Compatible Serial Bus Timing





GLOBAL REGISTER MAP

| <u>GL</u> | <u>UDAL</u> | REGIS | | IAP | | | | | | |
|-----------|--------------|------------------------------|---------------|---------------|---------------|-----------------------|-----------------------|-----------------------|---------------|---------------|
| OUTBUT | ADDRESS | | | | | В | ITS | | | |
| OUTPUT | ADDRESS | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0)/0 | 000 | NAME | TRST | nSYSMODE | nSYSLEVMSK | nSYSSTAT | SYSLEV[3] | SYSLEV[2] | SYSLEV[1] | SYSLEV[0] |
| SYS | 0x00 | DEFAULT [®] | 1 | 1 | 0 | R | 0 | 1 | 1 | 1 |
| 0)/(0 | 0.04 | NAME | Reserved | Reserved | MSTROFF | Reserved | SCRATCH | SCRATCH | SCRATCH | SCRATCH |
| SYS | 0x01 | DEFAULT [®] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DEGA | 000 | NAME | Reserved | Reserved | VSET1[5] | VSET1[4] | VSET1[3] | VSET1[2] | VSET1[1] | VSET1[0] |
| REG1 | 0x20 | DEFAULT [®] | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| DEGA | 004 | NAME | Reserved | Reserved | VSET2[5] | VSET2[4] | VSET2[3] | VSET2[2] | VSET2[1] | VSET2[0] |
| REG1 | 0x21 | DEFAULT [®] | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| DE 04 | 0.00 | NAME | ON | PHASE | MODE | DELAY[2] [©] | DELAY[1] [©] | DELAY[0] [©] | nFLTMSK | OK |
| REG1 | 0x22 | DEFAULT [®] | 1 | 0 | 1 | 0 | 0 | 1 | 0 | R |
| DEGG | 0.00 | NAME | Reserved | Reserved | VSET1[5] | VSET1[4] | VSET1[3] | VSET1[2] | VSET1[1] | VSET1[0] |
| REG2 | 0x30 | DEFAULT [®] | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 5500 | 0.04 | NAME | Reserved | Reserved | VSET2[5] | VSET2[4] | VSET2[3] | VSET2[2] | VSET2[1] | VSET2[0] |
| REG2 | 0x31 | DEFAULT [®] | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| | | NAME | ON | PHASE | MODE | DELAY[2] [©] | DELAY[1] [©] | DELAY[0] [©] | nFLTMSK | OK |
| REG2 | 0x32 | DEFAULT [®] | 1 | 0 | 1 | 0 | 1 | 0 | 0 | R |
| | | NAME | Reserved | Reserved | VSET1[5] | VSET1[4] | VSET1[3] | VSET1[2] | VSET1[1] | VSET1[0] |
| REG3 | 0x40 | DEFAULT [®] | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| | | NAME | Reserved | Reserved | VSET2[5] | VSET2[4] | VSET2[3] | VSET2[2] | VSET2[1] | VSET2[0] |
| REG3 | 0x41 | DEFAULT [®] | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| | | NAME | ON | PWRSTAT | MODE | DELAY[2] [©] | DELAY[1] [©] | DELAY[0] [©] | nFLTMSK | OK |
| REG3 | 0x42 | DEFAULT [®] | 1 | 0 | 1 | 0 | 0 | 0 | 0 | R |
| | | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] |
| REG4 | 0x50 | DEFAULT [®] | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| | | NAME | ON | DIS | LOWIQ | DELAY[2] [©] | DELAY[1] [©] | DELAY[0] [©] | nFLTMSK | OK |
| REG4 | 0x51 | DEFAULT [©] | 1 | 1 | 0 | 0 | 1 | 1 | 0 | R |
| | | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] |
| REG5 | 0x54 | DEFAULT [©] | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| | | NAME | ON | DIS | LOWIQ | DELAY[2] [©] | DELAY[1] [©] | DELAY[0] [©] | nFLTMSK | OK |
| REG5 | 0x55 | DEFAULT [®] | 1 | 1 | 0 | 0 | 0 | 0 | 0 | R |
| | | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] |
| REG6 | 0x60 | DEFAULT [®] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | NAME | ON | DIS | LOWIQ | DELAY[2] [©] | DELAY[1] [©] | DELAY[0] [©] | nFLTMSK | OK |
| REG6 | 0x61 | DEFAULT [®] | 0 | 1 | 0 | 0 | 0 | 0 | 0 | R |
| | | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] |
| REG7 | 0x64 | DEFAULT® | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | NAME | ON | DIS | LOWIQ | DELAY[2] [©] | DELAY[1] [©] | DELAY[0] [©] | nFLTMSK | OK |
| REG7 | 0x65 | DEFAULT [®] | 0 | 1 | 0 | 0 0 | DELAT[I] | DELATIOJ 0 | 0 | R |
| | | | • | • | - | | Reserved | - | - | |
| APCH | 0x70 | NAME DEFAULT ^① | Reserved 0 | Reserved 1 | Reserved 0 | Reserved 1 | neserveu 0 | Reserved 0 | Reserved 0 | Reserved 0 |
| | | NAME | SUSCHG | Reserved | TOTTIMO[1] | TOTTIMO[0] | PRETIMO[1] | PRETIMO[0] | OVPSET[1] | OVPSET[0] |
| APCH | 0x71 | DEFAULT® | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| | 1 | NAME | TIMRSTAT | TEMPSTAT | INSTAT | CHGSTAT | TIMRDAT | TEMPDAT | INDAT | CHGDAT |
| APCH | 0x78 | DEFAULT [®] | 0 | 0 | 0 | 0 | | | R | R |
| | - | NAME | TIMRTOT | TEMPIN | INCON | CHGEOCIN | R TIMRPRE | R TEMPOUT | INDIS | CHGEOCOUT |
| APCH | 0x79 | DEFAULT [®] | | | 0 | | | | 0 0 | 0 |
| | - | | 0 Pesented | 0 Pesen/ed | | 0 | 0 Pesented | 0 Perented | | |
| APCH | 0x7A | NAME | Reserved | Reserved | CSTATE[0] | CSTATE[1] | Reserved | Reserved | ACINSTAT | Reserved |
| | | DEFAULT [®] | 0 | 0 | R | R | 0 | R | R | R |

①: Default values of ACT8945AQJ305.

 $^{@:} All \ bits \ are \ automatically \ cleared \ to \ default \ values \ when \ the \ input \ power \ is \ removed \ or \ falls \ below \ the \ system \ UVLO.$



REGISTER AND BIT DESCRIPTIONS

Table 1: Global Register Map

| OUTPUT | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|------------|--------|---|
| OUTPUT | ADDRESS | DII | NAIVIE | ACCESS | |
| SYS | 0x00 | [7] | TRST | R/W | Reset Timer Setting. Defines the reset time-out threshold. Reset time-out is 64ms when value is 1, reset time-out is 260ms when value is 0. See <i>nRSTO Output</i> section for more information. |
| SYS | 0x00 | [6] | nSYSMODE | R/W | SYSLEV Mode Select. Defines the response to the SYSLEV voltage detector, 1: Generate an interrupt when V_{VSYS} falls below the programmed SYSLEV threshold, 0: automatic shutdown when V_{VSYS} falls below the programmed SYSLEV threshold. |
| SYS | 0x00 | [5] | nSYSLEVMSK | R/W | System Voltage Level Interrupt Mask. SYSLEV interrupt is masked by default, set to 1 to unmask this interrupt. See the <i>Programmable System Voltage Monitor</i> section for more information |
| SYS | 0x00 | [4] | nSYSSTAT | R | System Voltage Status. Value is 1 when V_{VSYS} is lower than the SYSLEV voltage threshold, value is 0 when V_{VSYS} is higher than the system voltage detection threshold. |
| SYS | 0x00 | [3:0] | SYSLEV | R/W | System Voltage Detect Threshold. Defines the SYSLEV voltage threshold. See the <i>Programmable System Voltage Monitor</i> section for more information. |
| SYS | 0x01 | [7:6] | - | R/W | Reserved. |
| SYS | 0x01 | [5] | MSTROFF | R/W | Master Off Control. Set bit to 1 to turn off all regulators. The bit will be automatically cleared to 0 when nPBIN is asserted. |
| SYS | 0x01 | [4] | - | R/W | Reserved. |
| SYS | 0x01 | [3:0] | SCRATCH | R/W | Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared when system voltage falls below UVLO threshold. |
| REG1 | 0x20 | [7:6] | - | R | Reserved. |
| REG1 | 0x20 | [5:0] | VSET1 | R/W | Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information. |
| REG1 | 0x21 | [7:6] | - | R | Reserved. |
| REG1 | 0x21 | [5:0] | VSET2 | R/W | Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information. |
| REG1 | 0x22 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG1 | 0x22 | [6] | PHASE | R/W | Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator. |
| REG1 | 0x22 | [5] | MODE | R/W | Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions. |
| REG1 | 0x22 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the <i>REG1</i> , <i>REG2</i> , <i>REG3 Turn-on Delay</i> section for more information. |
| REG1 | 0x22 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG1 | 0x22 | [0] | ОК | R | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |



| OUTPUT | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|---------|--------|---|
| REG2 | 0x30 | [7:6] | - | R | Reserved. |
| REG2 | 0x30 | [5:0] | VSET1 | R/W | Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information. |
| REG2 | 0x31 | [7:6] | - | R | Reserved. |
| REG2 | 0x31 | [5:0] | VSET2 | R/W | Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information. |
| REG2 | 0x32 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG2 | 0x32 | [6] | PHASE | R/W | Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator. |
| REG2 | 0x32 | [5] | MODE | R/W | Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions. |
| REG2 | 0x32 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG1, REG2, REG3 Turn-on Delay section for more information. |
| REG2 | 0x32 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable fault- interrupts, clear bit to 0 to disable fault-interrupts. |
| REG2 | 0x32 | [0] | ОК | R | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG3 | 0x40 | [7:6] | - | R | Reserved. |
| REG3 | 0x40 | [5:0] | VSET1 | R/W | Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information. |
| REG3 | 0x41 | [7:6] | - | R | Reserved. |
| REG3 | 0x41 | [5:0] | VSET2 | R/W | Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information. |
| REG3 | 0x42 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG3 | 0x42 | [6] | - | R/W | Reserved. |
| REG3 | 0x42 | [5] | MODE | R/W | Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to powersavings mode under light-load conditions. |
| REG3 | 0x42 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG1, REG2, REG3 Turn-on Delay section for more information. |
| REG3 | 0x42 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG3 | 0x42 | [0] | ОК | R | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |



| ОИТРИТ | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|---------|--------|---|
| REG4 | 0x50 | [7:6] | - | R | Reserved. |
| REG4 | 0x50 | [5:0] | VSET | R/W | Output Voltage Selection. See the Output Voltage Programming section for more information. |
| REG4 | 0x51 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG4 | 0x51 | [6] | DIS | R/W | Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k Ω resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG4 | 0x51 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG4 | 0x51 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG4, REG5, REG6, REG7 Turn-on Delay section for more information. |
| REG4 | 0x51 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG4 | 0x51 | [0] | ОК | R | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG5 | 0x54 | [7:6] | - | R | Reserved. |
| REG5 | 0x54 | [5:0] | VSET | R/W | Output Voltage Selection. See the Output Voltage Programming section for more information. |
| REG5 | 0x55 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG5 | 0x55 | [6] | DIS | R/W | Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k Ω resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG5 | 0x55 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG5 | 0x55 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information. |
| REG5 | 0x55 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG5 | 0x55 | [0] | ОК | R | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG6 | 0x60 | [7:6] | - | R | Reserved. |
| REG6 | 0x60 | [5:0] | VSET | R/W | Output Voltage Selection. See the Output Voltage Programming section for more information. |
| REG6 | 0x61 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG6 | 0x61 | [6] | DIS | R/W | Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k Ω resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG6 | 0x61 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG6 | 0x61 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG4, REG5, REG6, REG7 Turn-on Delay section for more information. |
| REG6 | 0x61 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts. |



| OUTPUT | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|----------------------|--------|--|
| REG6 | 0x61 | [0] | ОК | R | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG7 | 0x64 | [7:6] | ı | R | Reserved. |
| REG7 | 0x64 | [5:0] | VSET | R/W | Output Voltage Selection. See the Output Voltage Programming section for more information. |
| REG7 | 0x65 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG7 | 0x65 | [6] | DIS | R/W | Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k Ω resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG7 | 0x65 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG7 | 0x65 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG4, REG5, REG6, REG7 Turn-on Delay section for more information. |
| REG7 | 0x65 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable fault- interrupts, clear bit to 0 to disable fault-interrupts. |
| REG7 | 0x65 | [0] | ОК | R | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| APCH | 0x70 | [7:0] | - | R/W | Reserved. |
| APCH | 0x71 | [7] | SUSCHG | R/W | Charge Suspend Control Input. Set bit to 1 to suspend charging, clear bit to 0 to allow charging to resume. |
| APCH | 0x71 | [6] | - | R/W | Reserved. |
| APCH | 0x71 | [5:4] | TOTTIMO | R/W | Total Charge Time-out Selection. See the <i>Charge Safety Timers</i> section for more information. |
| APCH | 0x71 | [3:2] | PRETIMO | R/W | Precondition Charge Time-out Selection. See the <i>Charge</i> Safety Timers section for more information. |
| APCH | 0x71 | [1:0] | OVPSET | R/W | Input Over-Voltage Protection Threshold Selection. See the Input Over-Voltage Protection section for more information. |
| APCH | 0x78 | [7] | TIMRSTAT® | R/W | Charge Time-out Interrupt Status. Set this bit with TIMRPRE[] and/or TIMRTOT[] to 1 to generate an interrupt when charge safety timers expire, read this bit to get charge time-out interrupt status. See the <i>Charge Safety Timers</i> section for more information. |
| APCH | 0x78 | [6] | TEMPSTAT® | R/W | Battery Temperature Interrupt Status. Set this bit with TEMPIN[] and/or TEMPOUT[] to 1 to generate an interrupt when a battery temperature event occurs, read this bit to get the battery temperature interrupt status. See the Battery Temperature Monitoring section for more information. |
| APCH | 0x78 | [5] | INSTAT | R/W | Input Voltage Interrupt Status. Set this bit with INCON[] and/or INDIS[] to generate an interrupt when UVLO or OVP condition occurs, read this bit to get the input voltage interrupt status. See the Charge Current Programming section for more information. |
| APCH | 0x78 | [4] | CHGSTAT [®] | R/W | Charge State Interrupt Status. Set this bit with CHGEOCIN[] and/or CHGEOCOUT[] to 1 to generate an interrupt when the state machine gets in or out of EOC state, read this bit to get the charger state interrupt status. See the State Machine Interrupts section for more information. |
| APCH | 0x78 | [3] | TIMRDAT® | R | Charge Timer Status. Value is 1 when precondition time-out or total charge time-out occurs. Value is 0 in other case. |

 $[\]odot$: Valid only when CHGIN UVLO Threshold
-V_CHGIN OVP Threshold.



| OUTPUT | ADDRESS | ВІТ | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|----------------------|--------|---|
| APCH | 0x78 | [2] | TEMPDAT [®] | R | Temperature Status. Value is 0 when battery temperature is outside of valid range. Value is 1 when battery temperature is inside of valid range. |
| APCH | 0x78 | [1] | INDAT | R | Input Voltage Status. Value is 1 when a valid input at CHGIN is present. Value is 0 when a valid input at CHGIN is not present. |
| APCH | 0x78 | [0] | CHGDAT [®] | R | Charge State Machine Status. Value is 1 indicates the charger state machine is in EOC state, value is 0 indicates the charger state machine is in other states. |
| APCH | 0x79 | [7] | TIMRTOT | R/W | Total Charge Time-out Interrupt Control. Set both this bit and TIMRSTAT[] to 1 to generate an interrupt when a total charge time-out occurs. See the <i>Charge Safety Timers</i> section for more information. |
| APCH | 0x79 | [6] | TEMPIN | R/W | Battery Temperature Interrupt Control. Set both this bit and TEMPSTAT[] to 1 to generate an interrupt when the battery temperature goes into the valid range. See the <i>Battery Temperature Monitoring</i> section for more information. |
| APCH | 0x79 | [5] | INCON | R/W | Input Voltage Interrupt Control. Set both this bit and INSTAT[] to 1 to generate an interrupt when CHGIN input voltage goes into the valid range. See the <i>Charge Current Programming</i> section for more information. |
| APCH | 0x79 | [4] | CHGEOCIN | R/W | Charge State Interrupt Control. Set both this bit and CHGSTAT[] to 1 to generate an interrupt when the state machine goes into the EOC state. See the <i>State Machine Interrupts</i> section for more information. |
| APCH | 0x79 | [3] | TIMRPRE | R/W | PRECHARGE Time-out Interrupt Control. Set both this bit and TIMRSTAT[] to 1 to generate an interrupt when a PRECHARGE time-out occurs. See the <i>Charge Safety Timers</i> section for more information. |
| APCH | 0x79 | [2] | TEMPOUT | R/W | Battery Temperature Interrupt Control. Set both this bit and TEMPSTAT[] to 1 to generate an interrupt when the battery temperature goes out of the valid range. See the <i>Battery Temperature Monitoring</i> section for more information. |
| APCH | 0x79 | [1] | INDIS | R/W | Input Voltage Interrupt Control. Set both this bit and INSTAT[] to 1 to generate an interrupt when CHGIN input voltage goes out of the valid range. See the <i>Charge Current Programming</i> section for more information. |
| APCH | 0x79 | [0] | CHGEOCOUT | R/W | Charge State Interrupt Control. Set both this bit and CHGSTAT[] to 1 to generate an interrupt when the state machines jumps out of the EOC state. See the <i>State Machine Interrupts</i> section for more information. |
| APCH | 0x7A | [7:6] | - | R | Reserved. |
| APCH | 0x7A | [5:4] | CSTATE | R | Charge State. Values indicate the current charging state. See the State Machine Interrupts section for more information. |
| APCH | 0x7A | [3:2] | | R | Reserved. |
| APCH | 0x7A | [1] | ACINSTAT | R | ACIN Status. Indicates the state of the ACIN input, typically in order to identify the type of input supply connected. Value is 1 when ACIN is above the 1.2V precision threshold, value is 0 when ACIN is below this threshold. |
| APCH | 0x7A | [0] | - | R | Reserved. |

 $[\]odot$: Valid only when CHGIN UVLO Threshold
-V_CHGIN
-CHGIN OVP Threshold.



SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

 $(V_{VSYS} = 3.6V, T_A = 25$ °C, unless otherwise specified.)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|---|------|-----------------|------|------|
| Input Voltage Range | | 2.7 | | 5.5 | V |
| UVLO Threshold Voltage | V _{VSYS} Rising | 2.2 | 2.45 | 2.65 | V |
| UVLO Hysteresis | V _{VSYS} Falling | | 200 | | mV |
| | REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled. (PWM Mode) | | 14 | | mA |
| Supply Current | REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled. (PFM Mode, V _{IN} = 3.6V) | | 420 | | μA |
| Shutdown Supply Current | All Regulators Disabled | | 8 | 18 | μA |
| Oscillator Frequency | | 1.8 | 2 | 2.2 | MHz |
| Logic High Input Voltage® | | 1.4 | | | V |
| Logic Low Input Voltage | | | | 0.4 | V |
| Leakage Current | $V_{nIRQ} = V_{nRSTO} = 4.2V$ | | | 1 | μA |
| LBI Threshold Voltage | V _{BAT} Falling | 1.03 | 1.2 | 1.31 | V |
| LBI Hysteresis Threshold | V _{BAT} Rising | | 200 | | mV |
| Low Level Output Voltage® | I _{SINK} = 5mA | | | 0.35 | V |
| nRSTO Delay | | | 64 [®] | | ms |
| PWRHLD Pull Down Resistor | | | 500 | | kΩ |
| Thermal Shutdown Temperature | Temperature rising | | 160 | | °C |
| Thermal Shutdown Hysteresis | | | 20 | | °C |

①: PWRHLD, PWREN, VSEL are logic inputs.

②: nLBO, nPBSTAT, nIRQ, nRSTO are open drain outputs.



STEP-DOWN DC/DC ELECTRICAL CHARACTERISTICS

 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$

| UVLO Threshold Input Voltage Rising 2.5 2.6 2.7 V | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--------------------------|---|------|--|------|-------------------|
| UVLO Hysteresis Input Voltage Falling 100 mV Quiescent Supply Current Regulator Enabled (PWM Mode) 4.5 mA Regulator Enabled (PFM Mode) 65 μA Shutdown Current V _{VP} = 5.5V, Regulator Disabled 0 1 μA Output Voltage Accuracy V _{Out} ≥ 1.2V, I _{Out} = 10mA -1% V _{Ncom} 0 1% V Line Regulation V _{VP} = Max (V _{Ncom} 0 +1, 3.2V) to 5.5V 0.15 %/V %/mA Load Regulation I _{Out} = 10mA to IMAX* 0.0017 %/mA %/mA Power Good Threshold V _{Out} = 10mA to IMAX* 0.0017 %/mA %/mA Power Good Hysteresis V _{Out} Falling 2 %/V _{NoM} %/mA %/mA Poscillator Frequency V _{Out} Falling 2 %/V _{NoM} %/NoM 1.8 2 2.2 MHz Oscillator Frequency V _{Out} = 20% of V _{NoM} 1.8 2 2.2 MHz Oscillator Frequency V _{Out} = 20% of V _{NoM} 1.8 2 2.2 MHz Maxim | Operating Voltage Range | | 2.7 | | 5.5 | V |
| Regulator Enabled (PWM Mode) | UVLO Threshold | Input Voltage Rising | 2.5 | 2.6 | 2.7 | V |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | UVLO Hysteresis | Input Voltage Falling | | 100 | | mV |
| Regulator Enabled (PFM Mode) | Outlandant Cumulu Cumunt | Regulator Enabled (PWM Mode) | | 4.5 | | mA |
| Output Voltage Accuracy Vout ≥ 1.2V, Iour = 10mA -1% V _{NOM} ® 1% V Line Regulation V _{VP} = Max (V _{NOM} ® +1, 3.2V) to 5.5V 0.15 %/V Load Regulation I _{OUT} = 10mA to IMAX® 0.0017 %/V Power Good Threshold V _{OUT} Rising 93 %V _{NOM} Power Good Hysteresis V _{OUT} Falling 2 %V _{NOM} Oscillator Frequency V _{OUT} ≥ 20% of V _{NOM} 1.8 2 2.2 MHz Vour = 0V 500 kHz Minimum On-Time 75 ns ns REG1 Maximum Output Current 1.1 A A 2.05 A PMOS On-Resistance I _{SW1} = -100mA 0.16 Ω Ω Ω Ω Ω SW1 Leakage Current V _{VP1} = 5.5V, V _{SW1} = 0 or 5.5V 0 1 µA A REG2 Maximum Output Current 1.1 A A Q Q A Q Q A Q Q A A Q Q A | Quiescent Supply Current | Regulator Enabled (PFM Mode) | | 65 | | μΑ |
| Output Voltage Accuracy Vour < 1.2V, I _{OUT} = 10mA -2% V _{NOM} ® 2% V Line Regulation V _{VP} = Max (V _{NOM} ® +1, 3.2V) to 5.5V 0.15 %/V Load Regulation I _{OUT} = 10mA to IMAX® 0.0017 %/mA Power Good Threshold V _{OUT} Rising 93 %V _{NOM} Power Good Hysteresis V _{OUT} Falling 2 %V _{NOM} Oscillator Frequency V _{OUT} ≥ 20% of V _{NOM} 1.8 2 2.2 MHz Vour = 0V 500 kHz | Shutdown Current | V _{VP} = 5.5V, Regulator Disabled | | 0 | 1 | μΑ |
| Line Regulation V _{OUT} < 1.2V, _{OUT} = 10mA -2% V _{NOM} 2% Line Regulation V _{VP} = Max (V _{NOM} + 1, 3.2V) to 5.5V 0.15 %/V Load Regulation I _{OUT} = 10mA to IMAX 0.0017 %/mA Power Good Threshold V _{OUT} Rising 93 %V _{NOM} Power Good Hysteresis V _{OUT} Falling 2 %V _{NOM} Power Good Hysteresis V _{OUT} Falling 2 MY _{NOM} Oscillator Frequency 1.8 2 2.2 MHz Vout ≥ 20% of V _{NOM} 1.8 2 2.2 MHz Soft-Start Period 400 µs MMz Mina µs 2.2 MHz Soft-Start Period 400 µs MMc Mus 400 µs Mkd Mkd Nms 1.8 2 2.2 MHz Mkd Nms 1.8 2 2.2 Mkd Nms Nms 1.8 2 2.2 Mkd Nms 1.8 2 2.2 Mkd Nms 1.8 2 2.2 <td< td=""><td>Outsid Maltage Assurance</td><td>V_{OUT} ≥ 1.2V, I_{OUT} = 10mA</td><td>-1%</td><td>$V_{NOM}^{\scriptscriptstyle{\oplus}}$</td><td>1%</td><td>.,,</td></td<> | Outsid Maltage Assurance | V _{OUT} ≥ 1.2V, I _{OUT} = 10mA | -1% | $V_{NOM}^{\scriptscriptstyle{\oplus}}$ | 1% | .,, |
| Load Regulation I _{OUT} = 10mA to IMAX [∞] 0.0017 %/mA Power Good Threshold V _{OUT} Rising 93 %V _{NOM} Power Good Hysteresis V _{OUT} Falling 2 %V _{NOM} Oscillator Frequency V _{OUT} ≥ 20% of V _{NOM} 1.8 2 2.2 MHz Soft-Start Period 400 µs Minimum On-Time 75 ns REG1 Naximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I _{SW1} = -100mA 0.16 Ω NMOS On-Resistance I _{SW1} = 100mA 0.16 Ω SW1 Leakage Current V _{VP1} = 5.5V, V _{SW1} = 0 or 5.5V 0 1 µA REG2 Maximum Output Current 1.1 A A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I _{SW2} = -100mA 0.16 Ω NMOS On-Resistance I _{SW2} = 100mA 0.16 Ω 1 µA | Output voltage Accuracy | V _{OUT} < 1.2V, I _{OUT} = 10mA | -2% | $V_{NOM}^{\scriptscriptstyle{\oplus}}$ | 2% |] |
| Power Good Threshold V _{OUT} Rising 93 %V _{NOM} Power Good Hysteresis V _{OUT} Falling 2 %V _{NOM} Oscillator Frequency $V_{OUT} \ge 20\%$ of V _{NOM} 1.8 2 2.2 MHz Vout ≥ 20% of V _{NOM} 1.8 2 2.2 MHz Soft-Start Period 400 μs Minimum On-Time 75 ns REG1 Naminum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I _{SW1} = -100mA 0.16 Ω NMOS On-Resistance I _{SW1} = 100mA 0.16 Ω REG2 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I _{SW2} = -100mA 0.16 Ω NMOS On-Resistance I _{SW2} = 100mA 0.16 Ω SW2 Leakage Current V _{VP2} = 5.5V, V _{SW2} = 0 or 5.5V 0 1 μA REG3 Maximum Outpu | Line Regulation | $V_{VP} = Max (V_{NOM}^{\odot} + 1, 3.2V) \text{ to } 5.5V$ | | 0.15 | | %/V |
| Power Good Hysteresis Vout Falling 2 %V _{NOM} Oscillator Frequency $V_{OUT} \ge 20\%$ of V_{NOM} 1.8 2 2.2 MHz Soft-Start Period 400 μs Minimum On-Time 75 ns REG1 1.1 A Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW1} = -100mA$ 0.16 Ω NMOS On-Resistance $I_{SW1} = 100mA$ 0.16 Ω SW1 Leakage Current $V_{VP1} = 5.5V$, $V_{SW1} = 0$ or $5.5V$ 0 1 μA REG2 Maximum Output Current 1.1 A A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100mA$ 0.16 Ω NMOS On-Resistance $I_{SW3} = 100mA$ 0.16 Ω NEG3 Maximum Output Current 1.2 A Current Limit 1.2 A | Load Regulation | I _{OUT} = 10mA to IMAX [©] | | 0.0017 | | %/mA |
| Vout ≥ 20% of V _{NOM} 1.8 2 2.2 MHz Vout = 0V 500 kHz Soft-Start Period 400 µs Minimum On-Time 75 ns REG1 1.1 A Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance Isw1 = 100mA 0.16 Ω NMOS On-Resistance Isw1 = 100mA 0.16 Ω SW1 Leakage Current V _{VP1} = 5.5V, V _{SW1} = 0 or 5.5V 0 1 µA REG2 A NMOS On-Resistance Isw2 = -100mA 0.16 Ω Maximum Output Current 1.55 1.80 2.05 A PMOS On-Resistance Isw2 = -100mA 0.16 Ω NMOS On-Resistance V _{VP2} = 5.5V, V _{Sw2} = 0 or 5.5V 0 1 µA REG3 Maximum Output Current 1.2 A Current Limit 1.2 A REG3 A | Power Good Threshold | V _{OUT} Rising | | 93 | | %V _{NOM} |
| Oscillator Frequency Vout = 0V 500 kHz Soft-Start Period 400 μs Minimum On-Time 75 ns REG1 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I _{SW1} = -100mA 0.16 Ω NMOS On-Resistance I _{SW1} = 100mA 0.16 Ω SW1 Leakage Current V _{VP1} = 5.5V, V _{SW1} = 0 or 5.5V 0 1 μA REG2 Maximum Output Current 1.1 A A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I _{SW2} = -100mA 0.16 Ω SW2 Leakage Current V _{VP2} = 5.5V, V _{SW2} = 0 or 5.5V 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I _{SW3} = -100mA 0.16 Ω Ω </td <td>Power Good Hysteresis</td> <td>V_{OUT} Falling</td> <td></td> <td>2</td> <td></td> <td>%V_{NOM}</td> | Power Good Hysteresis | V _{OUT} Falling | | 2 | | %V _{NOM} |
| Vout = 0V 500 kHz | Ossillatas Fasausas | V _{OUT} ≥ 20% of V _{NOM} | 1.8 | 2 | 2.2 | MHz |
| Minimum On-Time 75 ns REG1 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW1} = -100mA$ 0.16 Ω NMOS On-Resistance $I_{SW1} = 100mA$ 0.16 Ω SW1 Leakage Current $V_{VP1} = 5.5V$, $V_{SW1} = 0$ or $5.5V$ 0 1 μA REG2 Maximum Output Current 1.1 A A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100mA$ 0.16 Ω NMOS On-Resistance $I_{SW2} = 100mA$ 0.16 Ω SW2 Leakage Current $V_{VP2} = 5.5V$, $V_{SW2} = 0$ or $5.5V$ 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100mA$ 0.16 Ω NMOS On-Resistance $I_{SW3} = -100mA$ 0.16 Ω | Oscillator Frequency | V _{OUT} = 0V | | 500 | | kHz |
| REG1 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW1} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW1} = 100 \text{mA}$ 0.16 Ω SW1 Leakage Current $V_{VP1} = 5.5 \text{V}$, $V_{SW1} = 0$ or 5.5V 0 1 μA REG2 Maximum Output Current 1.1 A A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW2} = 100 \text{mA}$ 0.16 Ω SW2 Leakage Current $V_{VP2} = 5.5 \text{V}$, $V_{SW2} = 0$ or 5.5V 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW3} = 100 \text{mA}$ 0.16 Ω | Soft-Start Period | | | 400 | | μs |
| Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW1} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW1} = 100 \text{mA}$ 0.16 Ω SW1 Leakage Current $V_{VP1} = 5.5 \text{V}$, $V_{SW1} = 0 \text{ or } 5.5 \text{V}$ 0 1 μA REG2 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW2} = 100 \text{mA}$ 0.16 Ω REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW3} = -100 \text{mA}$ 0.16 Ω | Minimum On-Time | | | 75 | | ns |
| Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW1} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW1} = 100 \text{mA}$ 0.16 Ω SW1 Leakage Current $V_{VP1} = 5.5 \text{V}$, $V_{SW1} = 0 \text{ or } 5.5 \text{V}$ 0 1 μA REG2 Maximum Output Current 1.1 A A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW2} = 100 \text{mA}$ 0.16 Ω SW2 Leakage Current $V_{VP2} = 5.5 \text{V}$, $V_{SW2} = 0 \text{ or } 5.5 \text{V}$ 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW3} = 100 \text{mA}$ 0.16 Ω | REG1 | | | | | |
| PMOS On-Resistance I_{SW1} = -100mA 0.16 Ω NMOS On-Resistance I_{SW1} = 100mA 0.16 Ω SW1 Leakage Current V_{VP1} = 5.5V, V_{SW1} = 0 or 5.5V 0 1 μ A REG2 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I_{SW2} = -100mA 0.16 Ω NMOS On-Resistance I_{SW2} = 100mA 0.16 Ω SW2 Leakage Current V_{VP2} = 5.5V, V_{SW2} = 0 or 5.5V 0 1 μ A REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I_{SW3} = -100mA 0.16 Ω NMOS On-Resistance I_{SW3} = 100mA 0.16 Ω | Maximum Output Current | | 1.1 | | | Α |
| NMOS On-Resistance I_{SW1} = 100mA 0.16 Ω SW1 Leakage Current V_{VP1} = 5.5V, V_{SW1} = 0 or 5.5V 0 1 μA REG2 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I_{SW2} = -100mA 0.16 Ω NMOS On-Resistance I_{SW2} = 100mA 0.16 Ω SW2 Leakage Current V_{VP2} = 5.5V, V_{SW2} = 0 or 5.5V 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I_{SW3} = -100mA 0.16 Ω NMOS On-Resistance I_{SW3} = 100mA 0.16 Ω | Current Limit | | 1.55 | 1.80 | 2.05 | Α |
| SW1 Leakage Current $V_{VP1} = 5.5V$, $V_{SW1} = 0$ or $5.5V$ 0 1 μA REG2 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100$ mA 0.16 Ω NMOS On-Resistance $I_{SW2} = 100$ mA 0.16 Ω SW2 Leakage Current $V_{VP2} = 5.5V$, $V_{SW2} = 0$ or $5.5V$ 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100$ mA 0.16 Ω NMOS On-Resistance $I_{SW3} = 100$ mA 0.16 Ω | PMOS On-Resistance | I _{SW1} = -100mA | | 0.16 | | Ω |
| REG2 Maximum Output Current 1.1 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW2} = 100 \text{mA}$ 0.16 Ω SW2 Leakage Current $V_{VP2} = 5.5 \text{V}$, $V_{SW2} = 0 \text{ or } 5.5 \text{V}$ 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW3} = 100 \text{mA}$ 0.16 Ω | NMOS On-Resistance | I _{SW1} = 100mA | | 0.16 | | Ω |
| Maximum Output Current1.1ACurrent Limit1.551.802.05APMOS On-Resistance $I_{SW2} = -100 \text{mA}$ 0.16ΩNMOS On-Resistance $I_{SW2} = 100 \text{mA}$ 0.16ΩSW2 Leakage Current $V_{VP2} = 5.5V$, $V_{SW2} = 0 \text{ or } 5.5V$ 01 μA REG3Maximum Output Current1.2ACurrent Limit1.551.802.05APMOS On-Resistance $I_{SW3} = -100 \text{mA}$ 0.16ΩNMOS On-Resistance $I_{SW3} = 100 \text{mA}$ 0.16Ω | SW1 Leakage Current | V _{VP1} = 5.5V, V _{SW1} = 0 or 5.5V | | 0 | 1 | μΑ |
| Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW2} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW2} = 100 \text{mA}$ 0.16 Ω SW2 Leakage Current $V_{VP2} = 5.5 \text{V}$, $V_{SW2} = 0 \text{ or } 5.5 \text{V}$ 0 1 μA REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100 \text{mA}$ 0.16 Ω NMOS On-Resistance $I_{SW3} = 100 \text{mA}$ 0.16 Ω | REG2 | • | • | | | • |
| PMOS On-Resistance I_{SW2} = -100mA0.16ΩNMOS On-Resistance I_{SW2} = 100mA0.16ΩSW2 Leakage Current V_{VP2} = 5.5V, V_{SW2} = 0 or 5.5V01 μ AREG3Maximum Output Current1.2ACurrent Limit1.551.802.05APMOS On-Resistance I_{SW3} = -100mA0.16ΩNMOS On-Resistance I_{SW3} = 100mA0.16Ω | Maximum Output Current | | 1.1 | | | Α |
| NMOS On-Resistance I_{SW2} = 100mA0.16ΩSW2 Leakage Current V_{VP2} = 5.5V, V_{SW2} = 0 or 5.5V01 μ AREG3Maximum Output Current1.2ACurrent Limit1.551.802.05APMOS On-Resistance I_{SW3} = -100mA0.16ΩNMOS On-Resistance I_{SW3} = 100mA0.16Ω | Current Limit | | 1.55 | 1.80 | 2.05 | Α |
| SW2 Leakage Current V_{VP2} = 5.5V, V_{SW2} = 0 or 5.5V 0 1 μ A REG3 Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance I_{SW3} = -100mA 0.16 Ω | PMOS On-Resistance | I _{SW2} = -100mA | | 0.16 | | Ω |
| REG3Maximum Output Current1.2ACurrent Limit1.551.802.05APMOS On-Resistance $I_{SW3} = -100$ mA0.16 Ω NMOS On-Resistance $I_{SW3} = 100$ mA0.16 Ω | NMOS On-Resistance | I _{SW2} = 100mA | | 0.16 | | Ω |
| Maximum Output Current 1.2 A Current Limit 1.55 1.80 2.05 A PMOS On-Resistance $I_{SW3} = -100$ mA 0.16 Ω NMOS On-Resistance $I_{SW3} = 100$ mA 0.16 Ω | SW2 Leakage Current | $V_{VP2} = 5.5V$, $V_{SW2} = 0$ or $5.5V$ | | 0 | 1 | μΑ |
| Current Limit1.551.802.05APMOS On-Resistance I_{SW3} = -100mA0.16 Ω NMOS On-Resistance I_{SW3} = 100mA0.16 Ω | REG3 | • | • | | | • |
| PMOS On-Resistance I_{SW3} = -100mA0.16ΩNMOS On-Resistance I_{SW3} = 100mA0.16Ω | Maximum Output Current | | 1.2 | | | Α |
| NMOS On-Resistance I_{SW3} = 100mA 0.16 Ω | Current Limit | | 1.55 | 1.80 | 2.05 | Α |
| | PMOS On-Resistance | I _{SW3} = -100mA | | 0.16 | | Ω |
| SW3 Leakage Current $V_{VP3} = 5.5V$, $V_{SW3} = 0$ or $5.5V$ 0 1 μ A | NMOS On-Resistance | I _{SW3} = 100mA | | 0.16 | | Ω |
| | SW3 Leakage Current | $V_{VP3} = 5.5V, V_{SW3} = 0 \text{ or } 5.5V$ | | 0 | 1 | μA |

 $[\]odot$: V_{NOM} refers to the nominal output voltage level for V_{OUT} as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.



LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

 $(V_{INL} = 3.6V, C_{OUT4} = C_{OUT5} = C_{OUT6} = C_{OUT7} = 3.3 \mu F, LOWIQ[] = [0], T_A = 25 ^{\circ}C$, unless otherwise specified.)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|--|-----|------------------------------------|-----|---------------------------------------|
| Operating Voltage Range | | 2.5 | | 5.5 | V |
| Outrot Maltana A account | V _{OUT} ≥ 1.2V, T _A = 25°C, I _{OUT} = 10mA | -1% | I% V _{NOM} [©] : | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
| Output Voltage Accuracy | V _{OUT} < 1.2V, T _A = 25°C, I _{OUT} = 10mA | -2% | V_{NOM} | 4% | V |
| Line Demodelie | $V_{INL} = Max (V_{OUT} + 0.5V, 3.6V) \text{ to } 5.5V$ LOWIQ[] = [0] | | 0.05 | | >//\/ |
| Line Regulation | V_{INL} = Max (V_{OUT} + 0.5V, 3.6V) to 5.5V LOWIQ[] = [1] | | 0.5 | | mV/V |
| Load Regulation | I _{OUT} = 1mA to IMAX [©] | | 0.08 | | V/A |
| | f = 1kHz, I _{OUT} = 20mA, V _{OUT} =1.2V | | 75 | | -10 |
| Power Supply Rejection Ratio | f = 10kHz, I _{OUT} = 20mA, V _{OUT} =1.2V | | 65 | | dB |
| | Regulator Enabled, LOWIQ[] = [0] | | 37 | 60 | |
| Supply Current per Output | Regulator Enabled, LOWIQ[] = [1] | | 31 | 52 | μA |
| | Regulator Disabled | | 0 | 1 | 1 |
| Soft-Start Period | V _{OUT} = 2.9V | | 140 | | μs |
| Power Good Threshold | V _{OUT} Rising | | 89 | | % |
| Power Good Hysteresis | V _{OUT} Falling | | 3 | | % |
| Output Noise | I_{OUT} = 20mA, f = 10Hz to 100kHz, V_{OUT} = 1.2V | | 50 | | μV_{RMS} |
| Discharge Resistance | LDO Disabled, DIS[] = 1 | | 1.5 | | kΩ |
| REG4 | | | | | |
| Dropout Voltage® | I _{OUT} = 80mA, V _{OUT} > 3.1V | | 90 | 180 | mV |
| Maximum Output Current | | 320 | | | mA |
| Current Limit® | V _{OUT} = 95% of regulation voltage | 400 | | | mA |
| Stable C _{OUT4} Range | | 3.3 | | 20 | μF |
| REG5 | • | | | | |
| Dropout Voltage | $I_{OUT} = 80 \text{mA}, V_{OUT} > 3.1 \text{V}$ | | 140 | 280 | mV |
| Maximum Output Current | | 320 | | | mA |
| Current Limit | V _{OUT} = 95% of regulation voltage | 400 | | | mA |
| Stable C _{OUT5} Range | | 3.3 | | 20 | μF |
| REG6 | | | | | |
| Dropout Voltage | $I_{OUT} = 80 \text{mA}, V_{OUT} > 3.1 \text{V}$ | | 90 | 180 | mV |
| Maximum Output Current | | 320 | | | mA |
| Current Limit | V _{OUT} = 95% of regulation voltage | 400 | | | mA |
| Stable C _{OUT6} Range | | 3.3 | | 20 | μF |
| REG7 | | - | | | - |
| Dropout Voltage | I _{OUT} = 80mA, V _{OUT} > 3.1V | | 140 | 280 | mV |
| Maximum Output Current | | 320 | | | mA |
| Current Limit | V _{OUT} = 95% of regulation voltage | 400 | | | mA |
| Stable C _{OUT7} Range | | 3.3 | | 20 | μF |

 $[\]odot$: V_{NOM} refers to the nominal output voltage level for V_{OUT} as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.

③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher)

①: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage.



ActivePath[™] CHARGER ELECTRICAL CHARACTERISTICS

(V_{CHGIN} = 5.0V, T_A = 25°C, unless otherwise specified.)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|--|--|------|------|------|------|--|
| ActivePath | • | | | | | |
| CHGIN Operating Voltage Range | | 4.35 | | 6.0 | V | |
| CHGIN UVLO Threshold | CHGIN Voltage Rising | 3.1 | 3.5 | 3.9 | V | |
| CHGIN UVLO Hysteresis | CHGIN Voltage Falling | | 0.5 | | V | |
| CHGIN OVP Threshold | CHGIN Voltage Rising | 6.0 | 6.6 | 7.2 | V | |
| CHGIN OVP Hysteresis | CHGIN Voltage Falling | | 0.4 | | V | |
| | V _{CHGIN} < V _{UVLO} | | 35 | 70 | μΑ | |
| CHGIN Supply Current | V _{CHGIN} < V _{BAT} + 50mV, V _{CHGIN} > V _{UVLO} | | 100 | 200 | μΑ | |
| от от отругу от от | $V_{CHGIN} > V_{BAT} + 150mV$, $V_{CHGIN} > V_{UVLO}$ Charger disabled, $I_{VSYS} = 0mA$ | | 1.3 | 2.0 | mA | |
| CHGIN to VSYS On-Resistance | I _{VSYS} = 100mA | | 0.3 | | Ω | |
| | ACIN = VSYS | 1.5 | 2 | | Α | |
| CHGIN to VSYS Current Limit | ACIN = GA, CHGLEV = GA | 80 | 90 | 100 | mA | |
| | ACIN = GA, CHGLEV = VSYS | 400 | 450 | 500 | | |
| VSYS REGULATION | • | | | | | |
| VSYS Regulated Voltage | I _{VSYS} = 10mA | 4.45 | 4.6 | 4.8 | V | |
| nSTAT OUTPUT | • | | | | | |
| nSTAT Sink current | $V_{\text{nSTAT}} = 2V$ | 4 | 8 | 12 | mA | |
| nSTAT Leakage Current | $V_{\text{nSTAT}} = 4.2V$ | | | 1 | μΑ | |
| ACIN AND CHGLEV INPUTS | | | | | | |
| CHGLEV Logic High Input Voltage | | 1.4 | | | V | |
| CHGLEV Logic Low Input Voltage | | | | 0.4 | V | |
| CHGLEV Leakage Current | V _{CHGLEV} = 4.2V | | | 1 | μΑ | |
| ACIN Voltage Thresholds | ACIN voltage rising | 1.03 | 1.2 | 1.31 | V | |
| ACIN Hysteresis Voltage | ACIN voltage falling | | 200 | | mV | |
| ACIN Leakage Current | V _{ACIN} = 4.2V | | | 1 | μΑ | |
| TH INPUT | | • | | | • | |
| TH Pull-Up Current | V _{CHGIN} > V _{BAT} + 100mV, Hysteresis = 50mV | 91 | 102 | 110 | μA | |
| V _{TH} Upper Temperature Voltage Threshold (V _{THH}) | Hot Detect NTC Thermistor | 0.47 | 0.50 | 0.53 | V | |
| V _{TH} Lower Temperature Voltage Threshold (V _{THL}) | Cold Detect NTC Thermistor | 2.44 | 2.51 | 2.58 | V | |
| V _{TH} Hysteresis | Upper and Lower Thresholds | | 30 | | mV | |



ActivePath[™] CHARGER ELECTRICAL CHARACTERISTICS CONT'D


 $(V_{CHGIN} = 5.0V, T_A = 25^{\circ}C, unless otherwise specified.)$


| PARAMETER | TEST CONDITIONS | | | TYP | MAX | UNIT | |
|--|---|----------------------------|-------|------------------------|-------|------|--|
| CHARGER | | | • | | | | |
| BAT Reverse Leakage Current $V_{CHGIN} = 0V, V_{BAT} = 4.2V, I_{VSYS} = 0mA$ | | | 8 | | μA | | |
| BAT to VSYS On-Resistance | | | | 70 | | mΩ | |
| ICCT Din Voltage | Fast Charge | | | 1.2 | | V | |
| ISET Pin Voltage | Precondition | | | 0.13 | | V | |
| Charge Termination Voltage | $T_A = -20^{\circ}C \text{ to } 7$ | 70°C | 4.179 | 4.2 | 4.221 | V | |
| V_{TERM} | $T_A = -40^{\circ} C \text{ to } 8$ | B5°C | 4.170 | 4.2 | 4.230 | V | |
| | | ACIN = VSYS, CHGLEV = VSYS | -10% | $I_{CHG}^{\mathbb{O}}$ | +10% | | |
| 01 | $V_{RAT} = 3.8V$ | ACIN = VSYS, CHGLEV = GA | -10% | I _{CHG} /5 | +10% | mA | |
| Charge Current | $R_{ISET} = 6.8K$ | ACIN = GA, CHGLEV = VSYS | 400 | 450 | 500 | | |
| | | ACIN = GA, CHGLEV = GA | 80 | 90 | 100 | | |
| | V _{BAT} = 2.7V R _{ISET} = 6.8K | ACIN = VSYS, CHGLEV = VSYS | | 10% I _{CHG} | | | |
| Precondition Charge Current | | ACIN = VSYS, CHGLEV = GA | | 10% I _{CHG} | | mA | |
| Precondition Charge Current | | ACIN = GA, CHGLEV = VSYS | | 45 | | | |
| | | ACIN = GA, CHGLEV = GA | | 45 | | | |
| Precondition Threshold Voltage | V _{BAT} Voltage R | tising | 2.75 | 2.85 | 3.0 | V | |
| Precondition Threshold Hysteresis | V _{BAT} Voltage F | alling | | 150 | | mV | |
| | | ACIN = VSYS, CHGLEV = VSYS | | 10% I _{CHG} | | | |
| END-OF-CHARGE Current | \/ 4.45\/ | ACIN = VSYS, CHGLEV = GA | | 10% I _{CHG} | | | |
| Threshold | $V_{BAT} = 4.15V,$ | ACIN = GA, CHGLEV = VSYS | | 45 | | mA | |
| | | ACIN = GA, CHGLEV = GA | | 45 | | | |
| Charge Restart Threshold | V _{TERM} - V _{BAT} , V _{BAT} Falling | | | 205 | 220 | mV | |
| Precondition Safety Timer | PRETIMO[]= | 10 | | 80 | | min | |
| Total Safety Timer | TOTTIMO[]= | 10 | | 5 | | hr | |
| Thermal Regulation Threshold | | | | 100 | | °C | |


①: $R_{ISET}(k\Omega)$ = 2336 × (1V/ $I_{CHG}(mA)$) - 0.205





 $(V_{VSYS} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$


































































































SYSTEM CONTROL INFORMATION

Interfacing with the Atmel SAMA5D2, SAMA5D3 Series & SAM9 Series Processors

The ACT8945A is optimized for use in applications using the following Atmel platforms: SAMA5D2, supporting all the power domains as shown in the

Table 2:
ACT8945A and Atmel SAMA5D2 and SAMA5D3 Series & SAM9 Series Power Domains

| POWER DOMAIN | ACT8945A CHANNEL | TYPE | DEFAULT VOLTAGE | CURRENT CAPABILITY |
|--|------------------|-------|---------------------|--------------------|
| VDDIODDR/VDDCORE_LPDDR etc. | REG1 | DC/DC | 1.8V / 1.5V / 1.35V | 1100mA |
| VDDCORE_GBIT ENET, VDDIO_LPDDR etc. | REG2 | DC/DC | 1.2V/1.0V | 1100mA |
| VDDIOP, VDDOSC, VDDUTMII, VDDIOM,10/100 ENET etc. | REG3 | DC/DC | 3.3V | 1200mA |
| VDDFUSE | REG4 | LDO | 2.5V | 320mA |
| VDDANA | REG5 | LDO | 3.3V | 320mA |
| Auxiliary 1 | REG6 | LDO | 0.6V | 320mA |
| Auxiliary 2 | REG7 | LDO | 0.6V | 320mA |

①: V_{OUT2} = 1.2V @ VSEL=0 (SAMA5 series) and V_{OUT2} = 1.0V @ VSEL=VIN (SAM9 series)



SYSTEM CONTROL INFORMATION

Control Signals


Enable Inputs

The ACT8945A features a variety of control inputs, which are used to enable and disable outputs depending upon the desired mode of operation. PWRHLD is a logic input, while nPBIN is a unique, multi-function input.

nPBIN Multi-Function Input

ACT8945A features the nPBIN multi-function pin, which combines system enable/disable control with a hardware reset function. Select either of the two pin functions by asserting this pin, either through a direct connection to GA, or through a $50k\Omega$ resistor to GA, as shown in Figure 2.

Figure 2: nPBIN Input



Warm/Cold Manual Reset Function

The second major function of the nPBIN input is to provide warm and cold manual reset function. To manually reset the processor, drive nPBIN directly to GA through a low impedance (less than $2.5k\Omega$). An internal timer detects the duration of the manual reset event.

Short Press/Warm Reset

When the manual reset button is pressed for less than 130ms, ACT8945A commences a warm reset operation where nRSTO immediately asserts low, then remains asserted low until the manual reset button is released for 64ms.

Long Press / Cold Reset (Power Cycle)

When the manual reset button is pressed for more than 130ms, ACT8945A commences a power cycle routine in which case all regulators are turned off and then turned back on after reset button is released with all the registers reloaded to default values. When the ACT8945A turns on again, it stays enabled for 128ms, the PWRHLD need to be asserted during this time so that the system remains powered, otherwise the ACT8945A

automatically shuts down.

nPBSTAT Output

nPBSTAT is an open-drain output that reflects the state of the nPBIN input; nPBSTAT is asserted low whenever nPBIN is asserted, and is high-Z otherwise. This output is typically used as an interrupt signal to the processor, to initiate a software-programmable routine such as operating mode selection or to open a menu. Connect nPBSTAT to an appropriate supply voltage (typically OUT3) through a $10k\Omega$ or greater resistor.

nRSTO Output

nRSTO is an open-drain output which asserts low upon startup or when manual reset is asserted via the nPBIN input. When asserted on startup, nRSTO remains low until reset time-out period expires after OUT1 reaches its power-OK threshold. When asserted due to manual-reset, nRSTO immediately asserts low, then remains asserted low until the nPBIN input is de-asserted and the reset time-out period expires.

Connect a $10k\Omega$ or greater pull-up resistor from nRSTO to an appropriate voltage supply (typically OUT3).

nIRQ Output

nIRQ is an open-drain output that asserts low any time an interrupt is generated. Connect a $10k\Omega$ or greater pull-up resistor from nIRQ to an appropriate voltage supply. nIRQ is typically used to drive the interrupt input of the system processor.

Many of the ACT8945A's functions support interrupt-generation as a result of various conditions. These are typically masked by default, but may be unmasked via the I²C interface. For more information about the available fault conditions, refer to the appropriate sections of this datasheet.

Note that under some conditions a false interrupt may be generated upon initial startup. For this reason, it is recommended that the interrupt service routine check and validate nSYSLEVMSK[] and nFLTMSK[] bits before processing an interrupt generated by these bits. These interrupts may be validated by nSYSSTAT[], OK[] bits.

Push-Button Control

The ACT8945A is designed to initiate a system enable sequence when the nPBIN multi-function input is asserted. Once this occurs, a power-on sequence commences, as described below. The power-on sequence must complete and the microprocessor must take control (by asserting

Rev 6, 01-Feb-16



PWRHLD) before nPBIN is de-asserted. If the microprocessor is unable to complete its power-up routine successfully before the user releases the push-button, the ACT8945A automatically shuts the system down. This provides protection against accidental or momentary assertions of the push-button. If desired, longer "push-and-hold" times can be implemented by simply adding an additional time delay before asserting PWRHLD.

Control Sequences

The ACT8945A features a variety of control sequences that are optimized for supporting system enable and disable sequences of Atmel SAMA5D2, SAMA5D3 series and SAM9 series application processors.

Enabling/Disabling Sequence

ACT8945AQJ305 Sequence

A typical enable sequence is initiated whenever the following conditions occurs:

- 1) nPBIN is asserted low via $50K\Omega$ resistance, or
- 2) A valid input voltage is present at CHGIN.


The enable sequence begins by enabling

REG3/REG5. When REG3/REG5 reaches its power-OK threshold, nRSTO is asserted low, resetting the microprocessor. When REG3/REG5 reaches its power-OK threshold for 2ms[®], REG1 is enabled. When REG3/REG5 reaches its power-OK threshold for 4ms[®], REG2 is enabled. When REG3/REG5 reaches its power-OK threshold for 8ms[®], REG4 is enabled. When REG3 is above its power-OK threshold when the reset timer expires, nRSTO is de-asserted, allowing the microprocessor to begin its boot sequence. REG6 and REG7 can be enabled or disabled by PWREN after system powers up.

During the boot sequence, the microprocessor must assert PWRHLD, holding the regulators to ensure that the system remains powered after nPBIN is released.

As with the enable sequence, a typical disable sequence is initiated when the user presses the push-button, which interrupts the processor via the nPBSTAT output. The actual disable sequence is completely software-controlled, but typically involved initiating various "clean-up" processes before finally set MSTROFF[] bit to 1 to shut the system down.

Figure 3: ACT8945AQJ305-T Enable/Disable Sequence



①: Typical value shown, actual delay time may vary from (T-1ms) x 88% to T x 112%, where T is the typical delay time setting.



FUNCTIONAL DESCRIPTION

I²C Interface

The ACT8945A features an I²C interface that allows advanced programming capability to enhance overall system performance. To ensure compatibility with a wide range of system processors, the I²C interface supports clock speeds of up to 400kHz ("Fast-Mode" operation) and uses standard I²C commands. I²C write-byte commands are used to program the ACT8945A, and I²C read-byte commands are used to read the ACT8945A's internal registers. The ACT8945A always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a read-operation or a write-operation, [1011011x].

SDA is a bi-directional data line and SCL is a clock input. The master device initiates a transaction by issuing a START condition, defined by SDA transitioning from high to low while SCL is high. Data is transferred in 8-bit packets, beginning with the MSB, and is clocked-in on the rising edge of SCL. Each packet of data is followed by an "Acknowledge" (ACK) bit, used to confirm that the data was transmitted successfully.

For more information regarding the I²C 2-wire serial interface, go to the NXP website: http://www.nxp.com.

Voltage Monitor and Interrupt

Programmable System Voltage Monitor

The ACT8945A features a programmable system-voltage monitor, which monitors the voltage at VSYS and compares it to a programmable threshold voltage. The programmable voltage threshold is programmed by SYSLEV[3:0], as shown in Table 4.

SYSLEV[] is set to 3.0V by default. There is a 200mV rising hysteresis on SYSLEV[] threshold such that V_{VSYS} needs to be 3.2V(typ) or higher in order to power up the IC.

The nSYSSTAT[] bit reflects the output of an internal voltage comparator that monitors V_{VSYS} relative to the SYSLEV[] voltage threshold, the value of nSYSTAT[] = 1 when V_{VSYS} is lower than the SYSLEV[] voltage threshold, and nSYSTAT[] = 0 when V_{VSYS} is higher than the SYSLEV[] voltage threshold. Note that the SYSLEV[] voltage threshold is defined for falling voltages, and that the comparator produces about 200mV of hysteresis at VSYS. As a result, once V_{VSYS} falls below the SYSLEV threshold, its voltage must increase by more than about 200mV to clear that condition.

After the IC is powered up, the ACT8945A responds in one of two ways when the voltage at VSYS falls

below the SYSLEV[] voltage threshold:

1) If nSYSMODE[] = 1 (default case), when system voltage level interrupt is unmasked (nSYSLEVMSK[]=1) and V_{VSYS} falls below the programmable threshold, the ACT8945A asserts nIRQ, providing a software "under-voltage alarm". The response to this interrupt is controlled by the CPU, but will typically initiate a controlled shutdown sequence either or alert the user that the battery is low. In this case the interrupt is cleared when V_{VSYS} rises up again above the SYSLEV rising threshold and nSYSSTAT[] is read via I^2C .

2) If nSYSMODE[] = 0, when V_{VSYS} falls below the programmable threshold the ACT8945A shuts down, immediately disabling all regulators. This option is useful for implementing a programmable "undervoltage lockout" function that forces the system off when the battery voltage falls below the SYSLEV threshold voltage. Since this option does not support a controlled shutdown sequence, it is generally used as a "fail-safe" to shut the system down when the battery voltage is too low.

Table 4: SYSLEV Falling Threshold

| SYSLEV[3:0] | SYSLEV Falling Threshold (Hysteresis = 200mV) |
|-------------|---|
| 0000 | 2.3 |
| 0001 | 2.4 |
| 0010 | 2.5 |
| 0011 | 2.6 |
| 0100 | 2.7 |
| 0101 | 2.8 |
| 0110 | 2.9 |
| 0111 | 3.0 |
| 1000 | 3.1 |
| 1001 | 3.2 |
| 1010 | 3.3 |
| 1011 | 3.4 |
| 1100 | 3.5 |
| 1101 | 3.6 |
| 1110 | 3.7 |
| 1111 | 3.8 |

Precision Voltage Detector

The LBI input connects to one input of a precision voltage comparator, which can be used to monitor a system voltage such as the battery voltage. An external resistive-divider network can be used to set voltage monitoring thresholds, as shown in *Functional Block Diagram*. The output of the comparator is present at the nLBO open-drain output.





Thermal Shutdown

The ACT8945A integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8945A die temperature exceeds 160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).



STEP-DOWN DC/DC REGULATORS

General Description

The ACT8945A features three synchronous, fixed-frequency, current-mode PWM step down converters that achieve peak efficiencies of up to 97%. REG1 and REG2 are capable of supplying up to 1100mA of output current, while REG3 supports up to 1200mA. These regulators operate with a fixed frequency of 2MHz, minimizing noise in sensitive applications and allowing the use of small external components.

100% Duty Cycle Operation

Each regulator is capable of operating at up to 100% duty cycle. During 100% duty-cycle operation, the high-side power MOSFET is held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery powered applications.

Synchronous Rectification

REG1, REG2, and REG3 each feature integrated nchannel synchronous rectifiers, maximizing efficiency and minimizing the total solution size and cost by eliminating the need for external rectifiers.

Soft-Start

When enabled, each output voltages tracks an internal 400µs soft-start ramp, minimizing input current during startup and allowing each regulator to power up in a smooth, monotonic manner that is independent of output load conditions.

Compensation

Each buck regulator utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over its full operating range. No compensation design is required; simply follow a few simple guidelines described below when choosing external components.

Input Capacitor Selection

The input capacitor reduces peak currents and noise induced upon the voltage source. A $4.7\mu F$ ceramic capacitor is recommended for each regulator in most applications.

Output Capacitor Selection

For most applications, $22\mu F$ ceramic output capacitors are recommended for REG1, REG2 and REG3.

Despite the advantages of ceramic capacitors, care must be taken during the design process to ensure stable operation over the full operating voltage and temperature range. Ceramic capacitors are available in a variety of dielectrics, each of which exhibits different characteristics that can greatly affect performance over their temperature and voltage ranges.

Two of the most common dielectrics are Y5V and X5R. Whereas Y5V dielectrics are inexpensive and can provide high capacitance in small packages, their capacitance varies greatly over their voltage and temperature ranges and are not recommended for DC/DC applications. X5R and X7R dielectrics are more suitable for output capacitor applications, as their characteristics are more stable over their operating ranges, and are highly recommended.

Inductor Selection

REG1, REG2, and REG3 utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range. These devices were optimized for operation with 2.2µH inductors, although inductors in the 1.5µH to 3.3µH range can be used. Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current by at least 30%.

Configuration Options

Output Voltage Programming

By default, each regulator powers up and regulates to its default output voltage. Output voltage is selectable by setting VSEL pin that when VSEL is low, output voltage is programmed by VSET1[] bits, and when VSEL is high, output voltage is programmed by VSET2[] bits. However, once the system is enabled, each regulator's output voltage may be independently programmed to a different value, typically in order to minimize the power consumption of the microprocessor during some operating modes. Program the output voltages via the I²C serial interface by writing to the regulator's VSET1[] register if VSEL is low or VSET2[] register if VSEL is high as shown in Table 5.

Enable / Disable Control

During normal operation, each buck may be enabled or disabled via the I²C interface by writing to that regulator's ON[] bit. The regulator accept rising or falling edge of ON[] bit as on/off signal. To enable the regulator, clear ON[] to 0 first then set to



1. To disable the regulator, set ON[] to 1 first then clear it to 0.

REG1, REG2, REG3 Turn-on Delay

Each of REG1, REG2 and REG3 features a programmable Turn-on Delay which help ensure a reliable qualification. This delay is programmed by DELAY[2:0], as shown in Table 6.

Table 6: REGx/DELAY[] Turn-On Delay

| DELAY[2] | DELAY[1] | DELAY[0] | TURN-ON DELA |
|----------|----------|----------|--------------|
| 0 | 0 | 0 | 0 ms |
| 0 | 0 | 1 | 2 ms |
| 0 | 1 | 0 | 4 ms |
| 0 | 1 | 1 | 8 ms |
| 1 | 0 | 0 | 16 ms |
| 1 | 0 | 1 | 32 ms |
| 1 | 1 | 0 | 64 ms |
| 1 | 1 | 1 | 128 ms |

Operating Mode

REG1, REG2, and REG3 each operate in fixed-frequency PWM mode at medium to heavy loads when MODE[] bit is set to 0, and transition to a proprietary power-saving mode at light loads in order to maximize standby battery life. In applications where low noise is critical, force fixed-frequency PWM operation across the entire load current range, at the expense of light-load efficiency, by setting the MODE[] bit to 1.

OK[] and Output Fault Interrupt

Each DC/DC features a power-OK status bit that can be read by the system microprocessor via the

 I^2C interface. If an output voltage is lower than the power-OK threshold, typically 7% below the programmed regulation voltage, that regulator's OK[] bit will be 0.

If a DC/DC's nFLTMSK[] bit is set to 1, the ACT8945A will interrupt the processor if that DC/DC's output voltage falls below the power-OK threshold. In this case, nIRQ will assert low and remain asserted until either the regulator is turned off or back in regulation, and the OK[] bit has been read via I^2C .

PCB Layout Considerations

High switching frequencies and large peak currents make PC board layout an important part of stepdown DC/DC converter design. A good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors.

Step-down DC/DCs exhibit discontinuous input current, so the input capacitors should be placed as close as possible to the IC, and avoiding the use of via if possible. The inductor, input filter capacitor, and output filter capacitor should be connected as close together as possible, with short, direct, and wide traces. The ground nodes for each regulator's power loop should be connected at a single point in a star-ground configuration, and this point should be connected to the backside ground plane with multiple via. The output node for each regulator should be connected to its corresponding OUTx pin through the shortest possible route, while keeping sufficient distance from switching nodes to prevent noise injection. Finally, the exposed pad should be directly connected to the backside ground plane using multiple via to achieve low electrical and thermal resistance.

Table 5:
REGx/VSET[] Output Voltage Setting

| DEC:///CET/2.01 | REGx/VSET[5:3] | | | | | | | |
|-----------------|----------------|-------|-------|-------|-------|-------|-------|-------|
| REGx/VSET[2:0] | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 000 | 0.600 | 0.800 | 1.000 | 1.200 | 1.600 | 2.000 | 2.400 | 3.200 |
| 001 | 0.625 | 0.825 | 1.025 | 1.250 | 1.650 | 2.050 | 2.500 | 3.300 |
| 010 | 0.650 | 0.850 | 1.050 | 1.300 | 1.700 | 2.100 | 2.600 | 3.400 |
| 011 | 0.675 | 0.875 | 1.075 | 1.350 | 1.750 | 2.150 | 2.700 | 3.500 |
| 100 | 0.700 | 0.900 | 1.100 | 1.400 | 1.800 | 2.200 | 2.800 | 3.600 |
| 101 | 0.725 | 0.925 | 1.125 | 1.450 | 1.850 | 2.250 | 2.900 | 3.700 |
| 110 | 0.750 | 0.950 | 1.150 | 1.500 | 1.900 | 2.300 | 3.000 | 3.800 |
| 111 | 0.775 | 0.975 | 1.175 | 1.550 | 1.950 | 2.350 | 3.100 | 3.900 |



LOW-NOISE, LOW-DROPOUT LINEAR REGULATORS

General Description

REG4, REG5, REG6, and REG7 are low-noise, low-dropout linear regulators (LDOs) that supply up to 320mA. Each LDO has been optimized to achieve low noise and high-PSRR, achieving more than 65dB PSRR at frequencies up to 10kHz.

Output Current Limit

Each LDO contains current-limit circuitry featuring a current-limit fold-back function. During normal and moderate overload conditions, the regulators can support more than their rated output currents. During extreme overload conditions, however, the current limit is reduced by approximately 30%, reducing power dissipation within the IC.

Compensation

The LDOs are internally compensated and require very little design effort, simply select input and output capacitors according to the guidelines below.

Input Capacitor Selection

Each LDO requires a small ceramic input capacitor to supply current to support fast transients at the input of the LDO. Bypassing each INL pin to GA with 1µF. High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

Output Capacitor Selection

Each LDO requires a 3.3µF ceramic output capacitor for stability. For best performance, each output capacitor should be connected directly between the output and GA pins, as close to the output as possible, and with a short, direct connection. High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

Configuration Options

Output Voltage Programming

By default, each LDO powers up and regulates to its default output voltage. Once the system is enabled, each output voltage may be independently programmed to a different value by writing to the regulator's VSET[] register via the I²C serial interface as shown in Table 6.

Enable / Disable Control

During normal operation, each LDO may be enabled or disabled via the I^2C interface by writing to that LDO's ON[] bit. The regulator accept rising

or falling edge of $ON[\]$ bit as on/off signal. To enable the regulator, clear $ON[\]$ to 0 first then set to 1. To disable the regulator, set $ON[\]$ to 1 first then clear it to 0.

REG4, REG5, REG6, REG7 Turn-on Delay

Each of REG4, REG5, REG6 and REG7 features a programmable Turn-on Delay which help ensure a reliable qualification. This delay is programmed by DELAY[2:0], as shown in Table 6.

Output Discharge

Each of the ACT8945A's LDOs features an optional output discharge function, which discharges the output to ground through a $1.5k\Omega$ resistance when the LDO is disabled. This feature may be enabled or disabled by setting DIS[]; set DIS[] to 1 to enable this function, clear DIS[] to 0 to disable it.

Low-Power Mode

Each of ACT8945A's LDOs features a LOWIQ[] bit which, when set to 1, reduces the LDO's quiescent current by about 16%, saving power and extending battery lifetime.

OK[] and Output Fault Interrupt

Each LDO features a power-OK status bit that can be read by the system microprocessor via the interface. If an output voltage is lower than the power-OK threshold, typically 11% below the programmed regulation voltage, the value of that regulator's OK[] bit will be 0.

If a LDO's nFLTMSK[] bit is set to 1, the ACT8945A will interrupt the processor if that LDO's output voltage falls below the power-OK threshold. In this case, nIRQ will assert low and remain asserted until either the regulator is turned off or back in regulation, and the OK[] bit has been read via $\rm I^2C$.

PCB Layout Considerations

The ACT8945A's LDOs provide good DC, AC, and noise performance over a wide range of operating conditions, and are relatively insensitive to layout considerations. When designing a PCB, however, careful layout is necessary to prevent other circuitry from degrading LDO performance.

A good design places input and output capacitors as close to the LDO inputs and output as possible, and utilizes a star-ground configuration for all regulators to prevent noise-coupling through ground. Output traces should be routed to avoid close proximity to noisy nodes, particularly the SW





nodes of the DC/DCs.

REFBP is a noise-filtered reference, and internally has a direct connection to the linear regulator controller. Any noise injected onto REFBP will directly affect the outputs of the linear regulators, and therefore special care should be taken to ensure that no noise is injected to the outputs via REFBP. As with the LDO output capacitors, the REFBP bypass capacitor should be placed as close to the IC as possible, with short, direct connections to the star-ground. Avoid the use of via whenever possible. Noisy nodes, such as from the DC/DCs, should be routed as far away from REFBP as possible.



ActivePath[™] CHARGER

General Description

The ACT8945A features an advanced battery charger that incorporates the patent-pending *ActivePath architecture for system power selection*. This combination of circuits provides a complete, advanced battery-management system that automatically selects the best available input supply, manages charge current to ensure system power availability, and provides a complete, high-accuracy (±0.5%), thermally regulated, full-featured single-cell linear Li+ charger that can withstand input voltages of up to 12V.

ActivePath Architecture

The *ActivePath* architecture performs three important functions:

- 1) System Configuration Optimization
- 2) Input Protection
- 3) Battery-Management

System Configuration Optimization

The ActivePath circuitry monitors the state of the input supply, the battery, and the system, and automatically reconfigures itself to optimize the power system. If a valid input supply is present, ActivePath powers the system from the input while charging the battery in parallel. This allows the battery to charge as quickly as possible, while supplying the system. If a valid input supply is not present, ActivePath powers the system from the battery. Finally, if the input is present and the system current requirement exceeds the capability of the input supply, ActivePath allows system power to be drawn from both the battery and the input supply.

Input Protection

Input Over-Voltage Protection

The ActivePath circuitry features input over-voltage protection circuitry. This circuitry disables charging when the input voltage exceeds the voltage set by OVPSET[] as shown in Table 7, but stands off the input voltage in order to protect the system. Note that the adjustable OVP threshold is intended to provide the charge cycle with adjustable immunity against upward voltage transients on the input, and is not intended to allow continuous charging with input voltages above the charger's normal operating voltage range. Independent of the OVPSET[] setting, the charge cycle is not allowed to resume until the input voltage falls back into the charger's normal operating voltage range (i.e. below 6.0V).

In an input over-voltage condition this circuit limits V_{VSYS} to 4.6V, protecting any circuitry connected to VSYS from the over-voltage condition, which may exceed this circuitry's voltage capability. This circuit is capable of withstanding input voltages of up to 12V.

Table 7: Input Over-Voltage Protection Setting

| | | _ |
|-----------|-----------|---------------|
| OVPSET[1] | OVPSET[0] | OVP THRESHOLD |
| 0 | 0 | 6.6V |
| 0 | 1 | 7.0V |
| 1 | 0 | 7.5V |
| 1 | 1 | 8.0V |

Input Supply Overload Protection

The ActivePath circuitry monitors and limits the total current drawn from the input supply to a value set by the ACIN and CHGLEV inputs, as well as the resistor connected to ISET. Drive ACIN to a logic-low for "USB Mode", which limits the input current to either 100mA, when CHGLEV is driven to a logic-low, or 450mA, when CHGLEV is driven to a logic-high. Drive ACIN to a logic-high for "AC-Mode", which limits the input current to 2A, typically.

Input Under Voltage Lockout

If the input voltage applied to CHGIN falls below 3.5V (typ), an input under-voltage condition is detected and the charger is disabled. Once an input under-voltage condition is detected, a new charge cycle will initiate when the input exceeds the under-voltage threshold by at least 500mV.

Battery Management

The ACT8945A features a full-featured, intelligent charger for Lithium-based cells, and was designed specifically to provide a complete charging solution with minimum system design effort.

The core of the charger is a CC/CV (Constant-Current/Constant-Voltage), linear-mode charge controller. This controller incorporates current and voltage sense circuitry, an internal $70m\Omega$ power MOSFET, thermal-regulation circuitry, a full-featured state machine that implements charge control and safety features, and circuitry that eliminates the reverse blocking diode required by conventional charger designs.

The charge termination voltage is highly accurate $(\pm 0.5\%)$, and features a selection of charge safety time-out periods that protect the system from operation with damaged cells. Other features



include pin-programmable fast-charge current and one current-limited nSTAT output that can directly drive LED indicator or provide a logic-level status signal to the host microprocessor.

Dynamic Charge Current Control (DCCC)

The ACT8945A's *ActivePath* charger features dynamic charge current control (DCCC) circuitry, which acts to ensure that the system remains powered while operating within the maximum output capability of the power adapter. The DCCC circuitry continuously monitors V_{VSYS} , and if the voltage at VSYS drops by more than 200mV, the DCCC circuitry automatically reduces charge current in order to prevent V_{VSYS} from continuing to drop.

Charge Current Programming

The ACT8945A's *ActivePath* charger features a flexible charge current-programming scheme that combines the convenience of internal charge current programming with the flexibility of resistor based charge current programming. Current limits and charge current programming are managed as a function of the ACIN and CHGLEV pins, in combination with RISET, the resistance connected to the ISET pin.

ACIN is a logic input that configures the current-limit of *ActivePath*'s linear regulator as well as that of the battery charger. ACIN features a precise 1.2V logic threshold, so that the input voltage detection threshold may be adjusted with a simple resistive voltage divider. This input also allows a simple, low-cost dual-input charger switch to be implemented with just a few, low-cost components.

When the voltage at ACIN is above the 1.2V threshold, the charger operates in "AC-Mode" with a charge current programmed by RISET, and the RISET is given by:

 $R_{ISET}(k\Omega) = 2336 \times (1V/I_{CHG}(mA)) - 0.205$

With a given R_{ISET} then charge current will reduce 5 times when CHGLEV is driven low.

When ACIN is below the 1.2V threshold, the charger operates in "USB-Mode", with a maximum CHGIN input current and charge current defined by the CHGLEV input; 450mA, if CHGLEV is driven to a logic-high, or 100mA, if CHGLEV is driven to a

logic-low.

The ACT8945A's charge current settings are summarized in Table 8.

Note that the actual charge current may be limited to a current lower than the programmed fast charge current due to the ACT8945A's internal thermal regulation loop. See the *Thermal Regulation* section for more information.

Charger Input Interrupts

In order to ease input supply detection and eliminate the size and cost of external detection circuitry, the charger has the ability to generate interrupts based upon the status of the input supply. This function is capable of generating an interrupt when the input is connected, disconnected, or both. An interrupt is generated any time the input supply is connected when INSTAT[] bit is set to 1 and the INCON[] bit is set to 1, and an interrupt is generated any time the input supply is disconnected when INSTAT[] bit is set to 1 and the INDIS[] bit is set to 1.

INDAT[] indicates the status of the CHGIN input supply. A value of 1 indicates that a valid CHGIN input (CHGIN UVLO Threshold
 V_{CHGIN}

CHGIN OVP Threshold) is present, a value of 0 indicates a valid input is not present.

When an interrupt is generated by the input supply, reading the INSTAT[] returns a value of 1. INSTAT [] is automatically cleared to 0 upon reading. When no interrupt is generated by the input supply, reading the INSTAT[] returns a value of 0.

When responding to an Input Status Interrupt, it is often useful to know the state of the ACIN input. For example, in a dual-input charger application knowing the state of the ACIN input can identify which type of input supply has been connected. The state of the ACIN input can be read at any time by reading the ACINSTAT[] bit, where a value of 1 indicates that the voltage at ACIN is above the 1.2V threshold (indicating that a wall-cube has been attached), and a value of 0 indicates that the voltage is below this threshold (indicating that ACIN input is not valid and USB supply input is selected).

Table 8: ACIN and CHGLEV Inputs

| ACIN | CHGLEV | CHARGE CURRENT (mA) | PRECONDITION CHARGE CURRENT (mA) |
|------|--------|------------------------|----------------------------------|
| 0 | 0 | 90 | 45 |
| 0 | 1 | 450 | 45 |
| 1 | 0 | I _{CHG} /5 | 10% × I _{CHG} |
| 1 | 1 | I _{CHG} | 10% × I _{CHG} |



Figure 5:
Typical Li+ charge profile and ACT8945A charge states





Figure 6: Charger State Diagram





Charge-Control State Machine

PRECONDITION State

A new charging cycle begins with the PRECONDITION state, and operation continues in this state until V_{BAT} exceeds the Precondition Threshold Voltage. When operating in PRECONDITION state, the cell is charged at 10% of the programmed maximum fast-charge constant current, I_{CHG} .

Once VBAT reaches the Precondition Threshold Voltage, the state machine jumps to the FAST-CHARGE state. If VBAT does not reach the Precondition Threshold Voltage before the Precondition Time-out period expires, then the state machine jumps to the TIME-OUT-FAULT state in order to prevent charging a damaged cell. See the Charge Safety Timers section for more information.

FAST-CHARGE State

In the FAST-CHARGE state, the charger operates in constant-current (CC) mode and regulates the charge current to the current set by RISET. Charging continues in CC mode until VBAT reaches the charge termination voltage (VTERM), at which point the statemachine jumps to the TOP-OFF state. If VBAT does not reach VTERM before the total time out period expires then the state-machine will jump to the "EOC" state and will re-initiate a new charge cycle after 32ms "relax". See the *Current Limits* and *Charge Current Programming* sections for more information about setting the maximum charge current.

TOP-OFF State

In the TOP-OFF state, the cell charges in constant-voltage (CV) mode. In CV mode operation, the charger regulates its output voltage to the 4.20V charge termination voltage, and the charge current is naturally reduced as the cell approaches full charge. Charging continues until the charge current drops to END-OF-CHARGE current threshold, at which point the state machine jumps to the END-OF-CHARGE (EOC) state.

If the state-machine does not jump out of the TOP-OFF state before the Total-Charge Time-out period expires, then the state machine jumps to the EOC state and will re-initiate a new charge cycle if V_{BAT} falls below termination voltage 205mV (typ). For more information about the charge safety timers, see the *Charging Safety Times* section.

END-OF-CHARGE (EOC) State

In the END-OF-CHARGE (EOC) state, the charger presents a high-impedance to the battery,

minimizing battery current drain and allowing the cell to "relax". The charger continues to monitor the cell voltage, and re-initiates a charging sequence if the cell voltage drops to 205mV (typ) below the charge termination voltage.

SUSPEND State

The state-machine jumps to the SUSPEND state any time the battery is removed, and any time the input voltage either falls below the CHGIN UVLO threshold or exceeds the OVP threshold. Once none of these conditions are present, a new charge cycle initiates.

A charging cycle may also be suspended manually by setting the SUSPEND[] bit. In this case, initiate a new charging sequence by clearing SUSPEND[] to 0

State Machine Interrupts

The charger features the ability to generate interrupts when the charger state machine transitions, based upon the status of the CHG_bits. Set CHGEOCIN[] bit to 1 and CHGSTAT[] bit to 1 to generate an interrupt when the charger state machine goes into the END-OF-CHARGE (EOC) state. Set CHGEOCOUT[] bit to 1 and CHGSTAT[] bit to 1 to generate an interrupt when the charger state machine exits the EOC state.

CHGDAT[] indicates the status of the charger state machine. A value of 1 indicates that the charger state machine is in END-OF-CHARGE state, a value of 0 indicates the charger state machine is in other states.

When an interrupt is generated by the charger state machine, reading the CHGSTAT[] returns a value of 1. CHGSTAT[] is automatically cleared to 0 upon reading. When no interrupt is generated by the charger state machine, reading the CHGSTAT[] returns a value of 0.

For additional information about the charge cycle, CSTATE[1:0] may be read at any time via I²C to determine the current charging state.

Table 9: Charging Status Indication

| CSTATE[1] | CSTATE[0] | STATE MACHINE STATUS |
|-----------|-----------|----------------------------------|
| 1 | 1 | PRECONDITION State |
| 1 | 0 | FAST-CHARGE/ TOP-OFF State |
| 0 | 1 | END-OF-CHARGE State |
| 0 | 0 | SUSPEND/DISABLED/ FAULT State |



Thermal Regulation

The charger features an internal thermal regulation loop that monitors die temperature and reduces charging current as needed to ensure that the die temperature does not exceed the thermal regulation threshold of 110°C. This feature protects against excessive junction temperature and makes the device more accommodating to aggressive thermal designs. Note, however, that attention to good thermal designs is required to achieve the fastest possible charge time by maximizing charge current.

Charge Safety Timers

The charger features programmable charge safety timers which help ensure a safe charge by detecting potentially damaged cells. These timers are programmable via the PRETIMO[1:0] and TOTTIMO[1:0] bits, as shown in Table 10 and Table 11. Note that in order to account for reduced charge current resulting from DCCC operation in thermal regulation mode, the charge time-out periods are extended proportionally to the reduction in charge current. As a result, the actual safety period may exceed the nominal timer period.

Charger Timer Interrupts

The charger features the ability to generate interrupts based upon the status of the charge timers. Set the TIMRPRE[] bit to 1 and TIMRSTAT[] bit to 1 to generate an interrupt when the Precondition Timer expires. Set the TIMRTOT[] bit to 1 and TIMRSTAT[] bit to 1 to generate an interrupt when the Total-Charge Timer expires.

TIMRDAT[] indicates the status of the charge timers. A value of 1 indicates a precondition time-out or a total charge time-out occurs, a value of 0 indicates other cases.

When an interrupt is generated by the charge timers, reading the TIMRSTAT[] returns a value of 1. TIMRSTAT[] is automatically cleared to 0 upon reading. When no interrupt is generated by the charge timers, reading the TIMRSTAT[] returns a value of 0.

Table 10: PRECONDITION Safety Timer Setting

| PRETIMO[1] | PRETIMO[0] | PRECONDITION TIME-OUT PERIOD |
|------------|------------|---------------------------------|
| 0 | 0 | 40 mins |
| 0 | 1 | 60 mins |
| 1 | 0 | 80 mins |
| 1 | 1 | Disabled |

Table 11: Total Safety Timer Setting

| TOTTIMO[1] | тоттімо[0] | TOTAL TIME-OUT PERIOD |
|------------|------------|--------------------------|
| 0 | 0 | 3 hrs |
| 0 | 1 | 4 hrs |
| 1 | 0 | 5 hrs |
| 1 | 1 | Disabled |

Charge Status Indicator

The charger provides a charge-status indicator output, nSTAT. nSTAT is an open-drain output which sinks current when the charger is in an active-charging state, and is high-Z otherwise. nSTAT features an internal 8mA current limit, and is capable of directly driving a LED without the need of a current-limiting resistor or other external circuitry. To drive an LED, simply connect the LED between nSTAT pin and an appropriate supply, such as VSYS. For a logic-level charge status indication, simply connect a resistor from nSTAT to an appropriate voltage supply.

Table 12: Charging Status Indication

| STATE | nSTAT | |
|-------------------|--------|--|
| PRECONDITION | Active | |
| FAST-CHARGE | Active | |
| TOP-OFF | Active | |
| END-OF-CHARGE | High-Z | |
| SUSPEND | High-Z | |
| TEMPERATURE FAULT | High-Z | |
| TIME-OUT-FAULT | High-Z | |

Reverse-Current Protection

The charger includes internal reverse-current protection circuitry that eliminates the need for blocking diodes, reducing solution size and cost as well as dropout voltage relative to conventional battery chargers. When the voltage at CHGIN falls below V_{BAT} , the charger automatically reconfigures its power switch to minimize current drawn from the battery.

Battery Temperature Monitoring

In a typical application, the TH pin is connected to the battery pack's thermistor input, as shown in Figure 7. The charger continuously monitors the temperature of the battery pack by injecting a



 $102\mu A$ (typ) current into the thermistor (via the TH pin) and sensing the voltage at TH. The voltage at TH is continuously monitored, and charging is suspended if the voltage at TH exceeds either of the internal V_{THH} and V_{THL} thresholds of 0.5V and 2.51V, respectively.

The net resistance (from TH to GA) required to cross the thresholds are given by:

102 μ A × RNOM × kHOT = 0.5V \rightarrow RNOM × kHOT \approx 5k Ω

102 μ A × RNOM × kCOLD = 2.51V → RNOM × kCOLD ≈ 25k Ω

where RNOM is the nominal thermistor resistance at room temperature, and kHOT and kCOLD represent the ratios of the thermistor's resistance at the desired hot and cold thresholds, respectively, to the resistance at 25°C.


Battery Temperature Interrupts

In order to ease detecting the status of the battery temperature, the charger features the ability to generate interrupts based upon the status of the battery temperature. Set the TEMPOUT[] bit to 1 and TEMPSTAT[] bit to 1 to generate an interrupt when battery temperature goes out of the valid temperature range. Set the TEMPIN[] bit to 1 and TEMPSTAT[] bit to 1 to generate an interrupt when battery temperature returns to the valid range.

TEMPDAT[] indicates the status of the battery temperature. A value of 1 indicates the battery temperature is inside of the valid range, a value of 0 indicates the battery is outside of the valid range.

When an interrupt is generated by the battery temperature event, reading the TEMPSTAT[] returns a value of 1. TEMPSTAT[] is automatically cleared to 0 upon reading. When no interrupt is generated by the battery temperature event, reading the TEMPSTAT[] returns a value of 0.

Figure 7: Simple Configuration







ERRATA INFO

Errata Name: ACT8945A creates I²C BUS

contention

Device Identification: Parts marked

ACT8945AQJ305

Description:

The ACT8945A features an I²C interface that only supports standard single-byte I²C command. After it detects a START condition, it will wait for its correct device address to issue the Acknowledge (ACK) by pulling the SDA low. Therefore, if the ACT8945A I²C bus shares with a multiple-byte I²C device, it would accidently issue an ACK once its address is detected and pull SDA low during mass data transmission between the MCU and the co-slave device. This action would cause the I²C BUS to be frozen unexpectedly.

Recommendation:

To avoid the I²C BUS contention, we highly recommend customer to use ACT8945A I2C separately from a multiple-byte I²C device such as a touch screen controller.

However, in case the ACT8945A has to share the I2C bus with a multiple-byte I²C device, the ACT8945A features a function to allow customer to disable its I²C interface to avoid the conflict.

Workaround:

For cases where ACT8945A I²C lines are already shared with some other components, ACT8945A features a function to allow user to disable its I²C interface to avoid conflicts. The following I²C write sequences perform this operation and configure SDA and SCL as high-Z pin.


Disable ACT8945AQJ305 I²C Interface


To disable the I²C interface of ACT8945AQJ305 and configure the SDA and SCL pins to input logic pins, customer can use I²C to write the following commands in sequence below:


1.Write address 0x0B with 0xEE 2.Write address 0x02 with 0x07 3.Write address 0x03 with 0x01 4.Write address 0x0B with 0xEF 5.Write address 0x02 with 0x07 6.Write address 0x03 with 0x01



TQFN55-40 PACKAGE OUTLINE AND DIMENSIONS







| SYMBOL | DIMENSION IN MILLIMETERS | | DIMENSION IN INCHES | |
|--------|--------------------------|-------|---------------------|-------|
| | MIN | MAX | MIN | MAX |
| Α | 0.700 | 0.800 | 0.028 | 0.031 |
| A1 | 0.200 REF | | 0.008 REF | |
| A2 | 0.000 | 0.050 | 0.000 | 0.002 |
| b | 0.150 | 0.250 | 0.006 | 0.010 |
| D | 4.900 | 5.100 | 0.193 | 0.201 |
| E | 4.900 | 5.100 | 0.193 | 0.201 |
| D2 | 3.450 | 3.750 | 0.136 | 0.148 |
| E2 | 3.450 | 3.750 | 0.136 | 0.148 |
| е | 0.400 BSC | | 0.016 BSC | |
| L | 0.300 | 0.500 | 0.012 | 0.020 |
| R | 0.300 | | 0.012 | |





REVISION HISTORY

| REVISION | DATE | DESCRIPTION |
|----------|-------------|---|
| Rev PrB | 19 Jun 2013 | Initial release. |
| Rev 0 | 18 Jul 2013 | Updated Table 2. |
| Rev 1 | 01 Aug 2013 | Updated general description and typical application diagram. |
| Rev 2 | 11 Feb 2014 | Added the power consumption information of PFM mode in EC Table. |
| Rev 3 | 30 Jun 2014 | Updated the Ordering Information, Global Register Map, Power Domain Form, Enable/Disable sequence description and chart and TPCs. |
| Rev 4 | 06 Aug 2014 | Disable I ² C Interface Section. |
| Rev 5 | 03 Mar 2015 | Add part number of ACT8945AQJ405-T |

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales@active-semi.com or visit http://www.active-semi.com.

⊘ active-semi® is a registered trademark of Active-Semi.