# SONY


# ACX306BKU

# 3.86cm (1.5-type) NTSC/PAL Color LCD Panel Module with LED Backlight

#### **Description**

The ACX306BKU is an LCD panel module with LED backlight developed exclusively for the ACX306BKU 3.86cm diagonal active matrix TFT-LCD panel addressed by low temperature polycrystalline silicon transistors with built-in peripheral driving circuitry.

This module provides full-color representation for NTSC and PAL systems. In addition, RGB dots are arranged in a delta pattern that provides smooth picture quality without fixed color patterns compared to vertical stripe and mosaic patterns.



#### **Features**

• Total module thickness: 3.09mm (typ.) ultra-thin type, narrow frame

Low voltage, low power consumption: 12V drive, 43mW (panel block, typ.)

• Number of active dots: 118,000 dots, 3.86cm (1.5-type) in diagonal

• Center luminance Standard mode: 170cd/m² (backlight 144mW typ.)

High luminance mode: 200cd/m<sup>2</sup> (backlight 185mW typ.)

Horizontal resolution: 240 TV lines
Optical transmittance: 7.5% (typ.)

• High contrast ratio with normally white mode: 200 (typ.)

· Built-in H and V driving circuitry (built-in input level conversion circuit, 3V drive possible)

· Smooth pictures with a RGB delta arrangement

Supports NTSC/PAL

· Built-in picture quality improvement circuit

· Up/down and/or right/left inverse display function

· Dirt-resistant surface treatment

#### **Element Structure**

 Active matrix TFT-LCD panel with built-in peripheral driving circuitry using low temperature polycrystalline silicon transistors

· Number of pixels

Total number of dots:  $494 \text{ (H)} \times 242 \text{ (V)} = 119,548$ Number of active dots:  $490 \text{ (H)} \times 240 \text{ (V)} = 117,600$ 

· Module dimensions

Package dimensions:  $37.0 \text{ (W)} \times 31.94 \text{ (D)} \times 3.09 \text{ (H)} \text{ (mm)}$ 

Effective display dimensions: 31.115 (H) × 22.86 (V) (mm)

#### **Applications**


Digital still cameras

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Module Configuration**

# **Panel Block Diagram**

The panel block diagram is shown below.



#### **Absolute Maximum Ratings (Vss = 0V)**

| <ul> <li>H driver supply voltage</li> </ul>                 | VDD, Cext/Rext             | -1.0 to +17                    | V  |
|---|----------------------------|--------------------------------|----|
| <ul> <li>V driver boost supply voltage</li> </ul>           | VDDG                       | $V_{DD} - 1.0 \text{ to } +18$ | V  |
| <ul> <li>V driver negative supply voltage</li> </ul>        | VSSG                       | -3.0 to +1.0                   | V  |
| <ul> <li>Common voltage of panel</li> </ul>                 | COM                        | -1.0 to +17                    | V  |
| H driver input pin voltage                                  | HST, HCK1, HCK2, RGT, WIDE | -1.0 to +17                    | V  |
| <ul> <li>V driver input pin voltage</li> </ul>              | VST, VCK, EN, DWN, REF     | -1.0 to +15                    | V  |
| <ul> <li>Video signal, uniformity improvement</li> </ul>    | GREEN, RED, BLUE, PSIG     | -1.0 to +13                    | V  |
| signal input pin voltage                                    |                            |                                |    |
| Operating temperature                                       | Topr                       | -10 to +60                     | °C |
| Storage temperature   | Tstg                       | -30 to +85                     | °C |
| <ul> <li>LED backlight DC forward current</li> </ul>        | Ifbl                       | 30                             | mA |
| <ul> <li>LED backlight reverse withstand voltage</li> </ul> | Vrbl                       | 0                              | V  |

#### **Operating Conditions of Panel Block**

#### 1. Input/output supply voltage conditions\*1


(Vss = 0V)

| Item                                  | Symbol          | Min.                  | Тур. | Max. | Unit |
|---------------------------------------|-----------------|-----------------------|------|------|------|
| Cumply voltage                        | V <sub>DD</sub> | 11.4                  | 12.0 | 12.6 | V    |
| Supply voltage                        | Cext/Rext*2     | V <sub>DD</sub> - 3.4 | 12.0 | _    | V    |
| VDDG output voltage setting           | VDDG            | 14.0                  | 15.0 | 16.3 | V    |
| VSSG output voltage setting*3         | VSSG            | -2.3                  | -1.8 | -1.5 | V    |
| Resistor connected to Cext/Rext pin*2 | Rext            | _                     | 10   | 160  | kΩ   |

<sup>\*1</sup> The VDD typical voltage setting is noted as 12.0V in the above table.

#### **Cext/Rext constant setting conditions**

# Recommended voltage applied example IDD measurement circuit diagram



<sup>\*2</sup> Connect the resistor and capacitor to the Cext/Rext pin as shown in the figure below. The Cext/Rext value differs according to the rising time of the panel supply voltage.

<sup>\*3</sup> For the VDDG, VSSG output setting, connect an external smoothing capacitor and a voltage stabilizing Zener diode as shown in the figure below.

# 2. Panel input signal voltage conditions

| Item                                |                               | Symbol | Min.        | Тур.      | Max.                                   | Unit |
|-------------------------------------|-------------------------------|--------|-------------|-----------|--|------|
| H// driver input voltage            | (Low)                         | VIL    | -0.3        | 0.0       | 0.3                                    | V    |
| H/V driver input voltage            | (High)                        | VIH    | 2.6         | 3.0       | 5.5                                    | V    |
| REF input voltage                   |                               | VREF   | VIH/2 - 0.3 | VIH/2     | VIH/2 + 0.3                            | V    |
| Video signal center voltaç          | Video signal center voltage*4 |        | 5.8         | 6.0       | 6.2                                    | ٧    |
| Video signal input range*4          |                               | Vsig   | 1.5         | VVC ± 4.0 | VDDG - 4.0<br>(however, 10.5V or less) | V    |
| Uniformity improvement signal*4     |                               | Vpsig  | VVC ± 2.3   | VVC ± 2.5 | VVC ± 2.7                              | V    |
| Common voltage of panel (Ta = 25°C) |                               | VCOM   | VVC - 0.6   | VVC - 0.5 | VVC - 0.4                              | V    |

<sup>\*4</sup> Input video and uniformity improvement signals should be input with the voltage amplitude symmetrical to VVC as shown in Fig. 1.



Fig. 1

# **Operating Conditions of Backlight Block**


# 1. Input/output supply voltage conditions

# Standard mode: luminance 170cd/m<sup>2</sup> operation

| Item                         | Symbol            | Min. | Тур. | Max. | Unit |
|------------------------------|-------------------|------|------|------|------|
| Backlight DC forward current | IfBL              | _    | 20   | _    | mA   |
| Backlight DC forward voltage | Vfbl20            | 6.4  | 7.2  | 8.0  | V    |
| Backlight power consumption  | Pbl <sub>20</sub> | 128  | 144  | 160  | mW   |

# High luminance mode: luminance 200cd/m<sup>2</sup> operation

| Item                         | Symbol             | Min. | Тур. | Max. | Unit |
|------------------------------|--------------------|------|------|------|------|
| Backlight DC forward current | IfBL               | _    | 25   | _    | mA   |
| Backlight DC forward voltage | Vfbl <sub>25</sub> | 6.6  | 7.4  | 8.2  | V    |
| Backlight power consumption  | Pbl <sub>25</sub>  | 165  | 185  | 205  | mW   |



**Backlight equivalent circuit** 

# **Pin Description of Panel Block**

| Pin<br>No. | Symbol          | Description  | Pin<br>No. | Symbol        | Description   |
|------------|-----------------|--|------------|---------------|---|
| 1          | TESTL           | Panel test output; no connection                                       | 13         | HST           | Start pulse input for H shift register drive                |
| 2          | СОМ             | Common voltage input of panel  | 14         | REF           | Level shifter circuit REF voltage input                     |
| 3          | VST             | Start pulse input for V shift register drive                           | 15         | TEST          | Panel test output; no connection                            |
| 4          | VCK             | Clock input for V shift register drive                                 | 16         | Cext/<br>Rext | Time constant power supply input for H shift register drive |
| 5          | EN              | Gate selection pulse enable input                                      | 17         | HCK2          | Clock input for H shift register drive                      |
| 6          | DWN             | V shift register drive direction signal input                          | 18         | HCK1          | Clock input for H shift register drive                      |
| 7          | V <sub>DD</sub> | Power supply input for H and V driver                                  | 19         | PSIG          | Uniformity improvement signal input                         |
| 8          | Vss             | H and V driver GND   | 20         | GREEN         | Video signal (G) input to panel                             |
| 9          | VDDG            | Boost power supply setting for V driver                                | 21         | RED           | Video signal (R) input to panel                             |
| 10         | VSSG            | Negative power supply setting for V driver                             | 22         | BLUE          | Video signal (B) input to panel                             |
| 11         | TEST2           | No connection inside the panel. (with $1M\Omega$ terminating resistor) | 23         | RGT           | H shift register drive direction signal input               |
| 12         | WIDE            | Uniformity improvement signal control pulse input                      | 24         | TESTR         | Panel test output; no connection                            |

# Pin Description of Backlight Block


| Pin<br>No. | Symbol | Description                               |
|------------|--------|---|
| 1          | BL1    | Power supply GND for backlight lighting   |
| 2          | BL2    | Power supply input for backlight lighting |

ACX306BKU


# **Input Equivalent Circuits of Panel Block**

To prevent static charges, protective diodes are provided for each pin except the power supplies. In addition, protective resistors are added to all pins except the video signal input pins. All pins are connected to Vss with a high resistance of  $1M\Omega$  (typ.). The equivalent circuit of each input pin is shown below: (Resistor value: typ.)


(1) RED, GREEN, BLUE, PSIG




(2) HCK1, HCK2




(3) WIDE, REF



(4) HST




(5) RGT, REF




**SONY** ACX306BKU







(7) DWN, REF




(8) VDDG, VSSG




(9) COM



(10) Cext/Rext



(11) TEST/TEST2



(12) TESTL, TESTR




# **Clock Timing Conditions of Panel Block**

 $(VIH = 3.0V, VDD = 12V, Ta = 25^{\circ}C)$ 

|      | Item                                | Symbol  | Min. | Тур. | Max. | Unit |
|------|-------------------------------------|---------|------|------|------|------|
|      | HST rise time                       | trHst   | _    | _    | 30   |      |
| шот  | HST fall time                       | tfHst   |      | _    | 30   |      |
| HST  | HST data setup time                 | tdHst   | 300  | 333  | 363  |      |
|      | HST data hold time                  | thHst   | -30  | 0    | 30   |      |
|      | HCKn*5 rise time                    | trHckn  | _    | _    | 30   |      |
| LIOK | HCKn*5 fall time                    | tfHckn  | _    | _    | 30   | ns   |
| HCK  | HCK1 fall to HCK2 rise time         | to1Hck  | -15  | 0    | 15   |      |
|      | HCK1 rise to HCK2 fall time         | to2Hck  | -15  | 0    | 15   |      |
|      | VST rise time                       | trVst   | _    | _    | 100  |      |
| VOT  | VST fall time                       | tfVst   | _    | _    | 100  |      |
| VST  | VST data setup time                 | tdVst   | 30   | 32   | 34   |      |
|      | VST data hold time                  | thVst   | -34  | -32  | -30  | μs   |
| VCK  | VCK rise time                       | trVck   | _    | _    | 100  |      |
| VCK  | VCK fall time                       | tfVck   | _    | _    | 100  |      |
|      | EN rise time                        | trEn    | _    | _    | 100  |      |
| EN   | EN fall time                        | tfEn    | _    | _    | 100  |      |
| EIN  | EN fall to VCK rise/fall time       | tdEn    | 500  | 600  | 700  | ns   |
|      | EN pulse width                      | twEn    | 2900 | 3000 | 3100 |      |
|      | WIDE rise time                      | trWide  |      |      | 100  |      |
| WIDE | WIDE fall time                      | tfWide  | _    | _    | 100  |      |
| WIDE | WIDE (H) rise to VCK rise/fall time | tdhWide | -0.4 | -0.5 | -0.6 |      |
|      | WIDE (H) pulse width                | twhWide | 1.4  | 1.5  | 1.6  | μs   |

<sup>\*5</sup> HCKn means HCK1 and HCK2. (fHCKn = 1.5MHz)

# **Horizontal Standard Timing**



# <Horizontal Shift Register Driving Waveforms>

|      | Item                            | Symbol  | Waveform                   | Conditions                                   |
|------|---------------------------------|---------|----------------------------|--|
|      | HST rise time                   | trHst   | HST 100/                   | • HCKn*5 duty cycle 50%                      |
|      | HST fall time                   | tfHst   | 10%/<br>trHst tfHst        | to1Hck = 0ns<br>to2Hck = 0ns                 |
| HST  | HST data setup time             | tdHst   | *6<br>HST_50%              | • HCKn*5 duty cycle<br>50%                   |
|      | HST data hold time              | thHst   | HCK1 50% 50% tdHst thHst   | to1Hck = 0ns<br>to2Hck = 0ns                 |
|      | HCKn*5 rise time                | trHckn  | *5 90% 90% HCKn 10%        | • HCKn*5 duty cycle<br>50%<br>to1Hck = 0ns   |
|      | HCKn*5 fall time                | tfHckn  | trHckn tfHckn              | to2Hck = 0ns<br>tdHst = 333ns<br>thHst = 0ns |
| нск  | HCK1 fall to HCK2 rise time     | to1Hck  | *6<br>HCK1 50%             | • tdHst = 333ns                              |
|      | HCK1 rise to HCK2 fall time     | to2Hck  | HCK2 50% 50% to2Hck to1Hck | thHst = 0ns                                  |
|      | WIDE rise time                  | trWide  | 90% 90%<br>WIDE            |  |
| *7   | WIDE fall time                  | tfWide  | trWide tfWide              |  |
| WIDE | WIDE rise to VCK rise/fall time | tdhWide | *6<br>VCK 50%              |  |
|      | WIDE pulse width                | twhWide | WIDE 50% twhWide tdhWide   |  |

# \*6 Definitions:

The right-pointing arrow (→→) means +.


The left-pointing arrow ( $\blacktriangleleft$ ) means –.

The black dot at an arrow ( • ) indicates the start of measurement.

 $<sup>\</sup>ensuremath{^{*7}}$  WIDE represents every 1H pulse as shown in Horizontal Timing.

# **Vertical Standard Timing**





# < Vertical Shift Register Driving Waveforms>

|     | Item                          | Symbol | Waveform                | Conditions  |
|-----|-------------------------------|--------|-------------------------|---|
|     | VST rise time                 | trVst  | VST 10% 90% 10%         | • VCK duty cycle<br>50%<br>to1Vck = 0ns                 |
|     | VST fall time                 | tfVst  | trVst tfVst             | to2Vck = 0ns  |
| VST | VST data setup time           | tdVst  | *6<br>VST 50%           | • VCK duty cycle 50%                                    |
|     | VST data hold time            | thVst  | VCK 50% 50% tdVst thVst | to1Vck = 0ns<br>to2Vck = 0ns                            |
| VCK | VCK rise time                 | trVck  | 90%<br>VCK 10%          | • VCK duty cycle<br>50%<br>to1Vck = 0ns                 |
|     | VCK fall time                 | tfVck  | trVck tfVck             | to2Vck = 0ns<br>tdVst = $32\mu$ s<br>thVst = $-32\mu$ s |
|     | EN rise time                  | trEn   | 90% 10% 10% EN          | • VCK duty cycle 50%                                    |
|     | EN fall time                  | tfEn   | tfEn trEn               | to1Vck = 0ns<br>to2Vck = 0ns                            |
| EN  | EN fall to VCK rise/fall time | tdEn   | *6                      |   |
|     | EN pulse width                | twEn   | EN 50% twEn 50%         |   |

# **Electrical Characteristics of Panel Block**

#### 1. Horizontal drivers

 $(Ta = 25^{\circ}C, V_{DD} = 12.0V, VIH = 3.0V, VREF = 1.5V)$ 

| Item                                     | Symbol | Min. | Тур. | Max. | Unit | Conditions           |
|--|--------|------|------|------|------|----------------------|
| HCKn input pin capacitance               | CHckn  | _    | 55   | 65   | pF   |                      |
| HST input pin capacitance                | CHst   | _    | 30   | 50   | pF   |                      |
| Video signal input pin capacitance       | Csig   | _    | 120  | 150  | pF   |                      |
| Psig input pin capacitance (4:3 display) | Cpsig  | _    | 5.2  | 8.0  | nF   |                      |
| Input pin current HCK1                   | IHck1  | -600 | -300 | _    | μΑ   | HCK1: actual driving |
| HCK2                                     | IHck2  | -600 | -300 | _    | μΑ   | HCK2: actual driving |
| HST                                      | IHst   | -200 | -100 | _    | μΑ   | HST = GND            |
| RGT                                      | IRGT   | -150 | -50  | _    | μΑ   | RGT = GND            |
| REF                                      | IREF   | -900 | -300 | _    | μΑ   | REF = VIH/2          |

HCKn: HCK1, HCK2 (1.5MHz)

#### 2. Vertical drivers

| Item                      | Symbol | Min. | Тур.        | Max. | Unit | Conditions |
|---------------------------|--------|------|-------------|------|------|------------|
| VCK input pin capacitance | CVck   | _    | 10          | 15   | pF   |            |
| VST input pin capacitance | CVst   | _    | 10          | 15   | pF   |            |
| Input pin current VCK     | IVck   | -150 | -50         | _    | μΑ   | VCK = GND  |
| VST                       | IVst   | -150 | <b>-</b> 50 | _    | μΑ   | VST = GND  |
| EN                        | IEn    | -150 | -50         | _    | μΑ   | EN = GND   |
| DWN                       | IDWN   | -150 | -50         | _    | μΑ   | DWN = GND  |
| WIDE                      | IWIDE  | -150 | -50         | _    | μΑ   | WIDE = GND |

# 3. Total power consumption of the panel

| Item  | Symbol      | Min.  | Тур. | Max. | Unit |    |
|---|-------------|-------|------|------|------|----|
| Total power consumption of the panel (NTSC) | (Ta = 25°C) | PWR25 | _    | 43   | 67   | mW |

### 4. Pin input resistance

| Item                         | Symbol | Min. | Тур. | Max. | Unit |
|------------------------------|--------|------|------|------|------|
| Pin – Vss input resistance 1 | Rin1   | 0.5  | 1    | _    | МΩ   |

# **Electro-optical Characteristics of Module/Panel Block**

(Ta = 25°C, NTSC mode)

|                               | Item                |                   | Symbol             | Measurement method           | Min.   | Тур.   | Max.   | Unit              |   |        |
|-------------------------------|---------------------|-------------------|--------------------|------------------------------|--------|--------|--------|-------------------|---|--------|
| Contrast ratio                |                     |                   | CR <sub>25</sub>   | 1                            | 100    | 200    | _      | _                 |   |        |
| Panel block opti              | cal transmitta      | ınce*8            | Т                  | 2                            | 6.5    | 7.5    | _      | %                 |   |        |
| Center                        | Iled = 20mA         | 1                 | Lm <sub>20</sub>   | 2                            | 120    | 170    | _      | cd/m <sup>2</sup> |   |        |
| luminance                     | Iled = 25mA         | ١                 | Lm <sub>25</sub>   |                              | 150    | 200    | _      |                   |   |        |
|                               | R                   | Х                 | Rx                 |                              | 0.610  | 0.645  | 0.680  |                   |   |        |
|                               | n<br>               | Υ                 | Ry                 |                              | 0.310  | 0.340  | 0.370  |                   |   |        |
|                               | G                   | Х                 | Gx                 |                              | 0.270  | 0.300  | 0.330  | _                 |   |        |
|                               | G                   | Υ                 | Gy                 | 3                            | 0.480  | 0.525  | 0.570  |                   |   |        |
| Chromoticity                  | В                   | Х                 | Bx                 | 3                            | 0.120  | 0.150  | 0.180  |                   |   |        |
| Chromaticity<br>(Iled = 20mA) | Ь                   | Υ                 | Ву                 |                              | 0.080  | 0.130  | 0.180  |                   |   |        |
| ( ,                           | W                   | Х                 | Wx                 |                              | _      | 0.291  | 0.322  |                   |   |        |
|                               |                     | Υ                 | Wy                 |                              | _      | 0.308  | 0.364  |                   |   |        |
|                               |                     | Color temperature | Tcm                | Correlated color temperature | 5900   | 8200   | _      | K                 |   |        |
|                               |                     | Δuv               | duvm               | conversion (reference)       | -0.016 | 0.004  | 0.022  |                   |   |        |
|                               | V90                 | 25°C              | <b>V</b> 90-25     |                              | 1.30   | 1.50   | 1.70   | V                 |   |        |
| V-T characteristics*8         | <b>V</b> 50         | 25°C              | V50-25             | 4                            | 1.70   | 1.90   | 2.10   |                   |   |        |
| onaraotonotios                | V <sub>10</sub>     | 25°C              | V <sub>10-25</sub> |                              | 2.30   | 2.50   | 2.70   |                   |   |        |
| Half tone color               |                     | R – G             | V <sub>50</sub> RG | 5 -0.115                     |        | -0.080 | -0.045 | V                 |   |        |
| reproduction ran              | ıge*8               | B – G             | V <sub>50</sub> BG | 5                            | 0      | 0.03   | 0.05   | V                 |   |        |
|                               | ON time             | 0°C               | ton0               |                              | _      | 70     | 90     | - ms              |   |        |
| Response time*8               | ON time             | 25°C              | ton25              |                              | _      | 17     | 25     |                   |   |        |
|                               | OFF time            | 0°C               | toff0              | 6                            | _      | 120    | 180    |                   |   |        |
|                               | OFF time            | 25°C              | toff25             |                              | _      | 30     | 75     |                   |   |        |
| ,                             |                     |                   | θТ                 |                              | 15     | 20     | _      |                   |   |        |
| Viowing angle *               | Viewing angle range |                   |                    |                              | θΒ     | 7      | 50     | 60                | _ | degree |
| viewing angle ra              |                     |                   | θL                 | 7                            | 35     | 40     | _      | (°)               |   |        |
|                               |                     |                   | θR                 |                              | 35     | 40     | _      |                   |   |        |
| Cross talk*8                  |                     | 25°C              | CTK                | 8                            | _      | 0.9    | 1.5    | %                 |   |        |

**Note)** Optical property value includes error of  $\pm 10\%$  brightness and  $\pm 0.01$  chromaticity.


<sup>\*8</sup> Conforms to the measurement results for the discrete panel.

# **Electro-optical Characteristics of Backlight Block**

(Ta = 25°C, discrete backlight)

| Item                                    | Conditions                                | Symbol             | Measurement method                      | Min.  | Тур.   | Max.   | Unit |
|---|---|--------------------|---|-------|--------|--------|------|
| Backlight forward                       | Ifbl = 20mA                               | Vfbl <sub>20</sub> |   | 6.4   | 7.2    | 8.0    | V    |
| voltage                                 | Ifbl = 25mA                               | Vbl <sub>25</sub>  |   | 6.6   | 7.4    | 8.2    |      |
| Backlight power                         | Ifbl = 20mA                               | Pbl <sub>20</sub>  |   | 128   | 144    | 160    | mW   |
| consumption                             | Ifbl = 25mA                               | Pbl <sub>25</sub>  | 0                                       | 165   | 185    | 205    |      |
| Backlight center luminance              | Ifbl = 20mA                               | Lbl <sub>20</sub>  | Correlated color temperature conversion | 1600  | 2100   | _      |      |
|   | Ifbl = 25mA                               | Lbl <sub>25</sub>  |   | 1900  | 2500   | _      |      |
| Backlight center                        | $  fb  = 20 \text{mA} \qquad \frac{x}{y}$ | х                  |   | 0.281 | 0.303  | 0.321  |      |
|   |   | у                  |   | 0.264 | 0.298  | 0.329  |      |
| chromaticity                            |   | Tcbl               |   | 6000  | 7500   | 12000  | K    |
|   |   | duvbl              | (reference)                             | 0.013 | -0.009 | -0.013 |      |
| Backlight luminance uniformity          | Ifbl = 20mA                               | BLunif             | 10                                      | 60    | _      | _      | %    |
| Backlight life<br>(Luminance half-life) |   |                    |   |       |        | h      |      |

Note) Optical property value includes error of ±10% brightness and ±0.01% chromaticity.



#### <Electro-optical Characteristics Measurement>

Basic measurement conditions

(1) Driving voltage

 $V_{DD} = 12.0V$ , VIH = 3.0V, VREF = 1.5V

VVC = 6.0V, VCOM = 5.5V,  $Vpsig = 6.0 \pm 2.5V$ 

(2) Measurement temperature

25°C unless otherwise specified.

(3) Measurement point

One point in the center of the screen unless otherwise specified.


(4) Measurement systems

Three types of measurement systems are used as shown below.

(5) R, G and B input signal voltage Vsig

Vsig = VVC ± Vac [V] (Vac: signal amplitude)

#### · Measurement system I



#### 1. Contrast Ratio

Contrast ratio (CR) is given by the following formula.

CR = L (White)/L (Black)

L (White): Surface luminance of the TFT-LCD panel at the input signal amplitude V<sub>AC</sub> = 0.5V.

L (Black): Surface luminance of the panel at VAC = 4.0V.

Both luminosities are measured by measurement system I.

#### 2. Optical Transmittance of Panel, Center Luminance of Module, Color Temperature

Optical transmittance (T) is given by the following formula.

T = L (White)/Luminance of Backlight × 100 [%]

L (White) is the same expression as defined in "Contrast Ratio".

Lm = White luminance at the center of the panel

Tcm = Color temperature at the center of the panel

Measured by measurement system I using the TOPCON BM-5A.

#### 3. Chromaticity


Chromaticity of the panels is measured by measurement system I. Raster modes of each color are defined by the representations at the input signal amplitude conditions shown in the table below. Measurement system I uses x and y of the CIE standards as the chromaticity here.

|        |   | Signal amplitudes (VVC ± VAC) supplied to each input |     |         |  |  |
|--------|---|--|-----|---------|--|--|
|        |   | R input G input                                      |     | B input |  |  |
| Raster | R | 0.5  | 4.0 | 4.0     |  |  |
|        | G | 4.0  | 0.5 | 4.0     |  |  |
|        | В | 4.0  | 4.0 | 0.5     |  |  |
|        | W | 0.0  | 0.0 | 0.0     |  |  |

(Unit: V)

#### 4. V-T Characteristics

V-T characteristics, or the relationship between signal amplitude and the transmittance of the panel, are measured by measurement system II by inputting the same signal amplitude  $V_{AC}$  to each input pin.  $V_{90}$ ,  $V_{50}$ , and  $V_{10}$  correspond to the voltages which define 90%, 50%, and 10% of transmittance respectively.




#### 5. Half Tone Color Reproduction Range

The half tone color reproduction range of LCD panels is characterized by the differences between the V-T characteristics of R, G and B. The differences of these V-T characteristics are measured by measurement system II.

Measurement system II defines signal voltages of each R, G and B raster mode which correspond to 50% of transmittance, V<sub>50R</sub>, V<sub>50R</sub> and V<sub>50B</sub>, respectively. V<sub>50R</sub>G and V<sub>50B</sub>G, that is to say the differences between V<sub>50R</sub> and V<sub>50G</sub> and between V<sub>50B</sub> and V<sub>50G</sub>, are given by the following formulas respectively.

$$V_{50RG} = V_{50R} - V_{50G}$$

$$V_{50BG} = V_{50B} - V_{50G}$$



Vac - Signal amplitude [V]

#### 6. Response Time

Response times ton and toff are measured by measurement system II by applying the input signal voltages in the figure to the right to each input pin. These times are defined by the following formulas.


ton = t1 - tON


toff = t2 - tOFF

t1: time which gives 10% transmittance of the panel.

t2: time which gives 90% transmittance of the panel.

The relationships between t1, t2, tON and tOFF are shown in the figure to the right.






### 7. Definition of Viewing Angle Range

Viewing angle range is measured by measurement system I. The contrast ratio (CR) is measured at the angles defined in the figure to the right and the range where  $CR \ge 10$  is taken as the viewing angle range.


Measure with surface A\* facing upwards.

\* Surface A: See the Package Outline.



#### 8. Cross Talk

Cross talk is determined by the luminance differences between adjacent areas represented by Wi' and Wi (i = 1 to 4) around the black window (Vsig = 4.0V/1V).



Cross talk value CTK = 
$$\left| \frac{Wi' - Wi}{Wi} \right| \times 100 [\%]$$

#### 9. Backlight Center Luminance and Chromaticity Measurement Method

1. Environmental conditions

Temperature: 25 ± 5°C Humidity: 30 to 85%

Start measurement after leaving the module in the above environment for one hour.

Measurement should be performed in a dark room with a luminance of 10 lx or less and which is not subject to the effects of reflective or external light.

There should be no heat insulating objects around the module unit, and measurement should be performed in a draftless condition.

2. Luminance and chromaticity measurement method

Measurement equipment: TOPCON BM-5A, viewing angle:  $0.2^{\circ}$ , distance:  $450 \pm 50$ mm Measure 30s after the backlight is lit.

Using a constant current circuit, measure the luminance under both conditions of Ifbl = 20mA and 25mA, and measure the chromaticity under only the condition of Ifbl = 20mA.


# 10. Backlight Luminance Uniformity Measurement Method

1. Environmental conditions

Measure under the same conditions as "9. Backlight Center Luminance and Chromaticity Measurement Method" above.

2. Light the backlight at Ifbl = 20mA using a constant current circuit, and start measurement 30s after the backlight is lit.

Backlight luminance uniformity is obtained by dividing the effective pixel area into 9 equal sections as shown below, measuring the luminance at each of the centers 1 to 9, and calculating Min. luminance  $\div$  Max. luminance  $\times$  100 [%].



#### 11. Backlight Life Measurement Method

Definition of life: When the backlight center luminance drops to 50% of the initial value.

Lighting conditions: Discrete backlight under the following conditions.

Leave the module in a normal temperature (25°C) environment for one hour before performing optical measurement.

(1) Ifbl = 20mA

1-1) Continuous lighting at an ambient temperature of 55°C. (5000h or more)

1-2) Continuous lighting at an ambient temperature of 70°C. (1000h or more)

(2) Ifbl = 25mA


2-1) Continuous lighting at an ambient temperature of 40°C. (5000h or more)

2-2) Continuous lighting at an ambient temperature of 60°C. (1000h or more)

# **Description of Operation**


# 1. Color Coding


The color filters are coded in a delta arrangement. The shaded area is used for the dark border around the display.



### 2. Description of LCD Panel Operations

- A vertical driver, which consists of vertical shift registers, enable-gates and buffers, applies a selected pulse to each of 240 line electrodes sequentially one line electrode at a time in a single horizontal scanning period.
- The selected pulse is output when the enable pin goes to high level. PAL signal pulse elimination display is possible by using the enable pin and simultaneously controlling VCK.
- A horizontal driver, which consists of horizontal shift registers, gates and CMOS sample-and-hold circuitry, applies selected pulses to each of 490 signal electrodes sequentially in a single horizontal scanning period.
   These pulses are used to supply the sampled video signal to the row signal lines.
- The scanning direction of the horizontal shift registers can be switched with the RGT pin. The scanning direction is left to right (right scan) for RGT pin at high level (2.6 to 5.5V), and right to left (left scan) for RGT pin at low level (0V). In addition, the scanning direction of the vertical shift registers can be switched with the DWN pin. The scanning direction is top to bottom for DWN pin at high level (2.6 to 5.5V), and bottom to top for DWN pin at low level (0V). (These scanning directions are from a front view.)
- The vertical and horizontal drivers address one pixel, and then thin film transistors (TFTs; two TFTs for one
  pixel) turn on to apply a video signal to the pixel. The same procedures lead to the entire 240 × 490 pixels to
  display a picture in a single vertical scanning period.
- Pixel dots are arranged in a delta pattern, where sets of RGB pixels are positioned shifted by 1.5 dots against adjacent horizontal lines. The horizontal driver output pulse must be shifted by 1.5 dots for each horizontal line against the horizontal sync signal to apply a video signal to each pixel properly.
- The video signal should be input with the polarity-inverted every horizontal cycle.
- The relationships between the vertical shift register start pulse VST and the vertical display period, and between the horizontal shift register start pulse HST and the horizontal display period are shown below for top to bottom and left to right scan.






#### 3. RGB Simultaneous Sampling


The horizontal driver samples R, G and B video signals simultaneously, which requires phase matching between the R, G and B signals to prevent the horizontal resolution from deteriorating. Thus phase matching by an external signal delay circuit is needed before applying the video signal to the LCD panel.

Two methods are applied for the delaying procedure: Sample-and-hold and Delay circuit. These two block diagrams are as follows.


The ACX306BKU has a right/left inversion function. The following phase relationship diagram indicates the phase setting for right scan (RGT = high level). For left scan (RGT = low level), the phase setting should be inverted for the B and G signals.




<Phase relationship of delaying sample-and-hold pulses> (right scan)



#### (2) Delay element (right scan)



# **System Configuration**



#### **Notes on Handling**

#### (1) Static charge prevention

Be sure to take the following protective measures. TFT-LCD panels and LED backlights are easily damaged by static charges.

- a) Use non-chargeable gloves, or simply use bare hands.
- b) Use an earth-band when handling.
- c) Do not touch any electrodes of a panel.
- d) Wear non-chargeable clothes and conductive shoes.
- e) Install grounded conductive mats on the working floor and working table.
- f) Keep panels away from any charged materials.
- g) Use ionized air to discharge the panels.

# (2) Protection from dust and dirt

- a) Operate in a clean environment.
- b) When delivered, the panel surface (Polarizer) is covered by a protective sheet. Peel off the protective sheet carefully so as not to damage the panel.
- c) Do not touch the polarizer surface. The surface is easily scratched. When cleaning, use a clean-room wiper with ethyl alcohol. Be careful not to leave stains on the surface.
- d) Use ionized air to blow dust off the panel.

#### (3) Module fixing method

- a) The following items should be taken into account for the positioning guide design.
  - The design reference edges are the upper and left edges of the panel as viewed from the front. Design the guides using the panel frame as the reference and not the backlight.
  - Set the guides on the same side of the set as the monitor window frame.
  - To prevent LCD image unevenness, the guides should be the maximum package tolerance or more so that a clasping load is not applied to the panel from the x and y directions.
  - Make sure the guides do not block the panel FPC outlet and backlight connector outlet.
- b) Guaranteed area of the polarizer appearance is within 0.5mm outer from the effective display area (Fig. 1). Design the monitor window frame of the set so that it is within this range including variance.
- c) Set the holders on the rear of the backlight around the circumference as far from the center of the backlight as possible. Local pressure applied to the center of the rear of the backlight for an extended period may result in uneven luminance, so the holder pressure on the center of the backlight should be 500g/cm² or less.
- d) Connect the panel or backlight frame to GND.
- e) The intensity of the connector conforms to SUR connector specification of J.S.T. mfg.

#### (4) Others

- a) Do not twist or bend the flexible PC board especially at the connecting region because the board is easily deformed.
- b) Do not drop the panel or backlight.
- c) Do not twist or bend the panel, panel frame or backlight.
- d) Keep the panel and backlight away from heat sources.
- e) Do not dampen the panel or backlight with water or other solvents.
- f) Avoid storage or use of the panel at high temperatures or high humidity, as this may result in damage.




Fig. 1

0.5

8.45

3.85

(11.28)

(9.5)

| No. | Name        | Remark        |
|-----|-------------|---------------|
| 1   | Polarizer   |               |
| 2   | Backlight   |               |
| 3   | Shield case |               |
| 4   | Frame       |               |
| 5   | FPC         |               |
| 6   | Label       |               |
| 7   | Connector   | SM02B-SURS-TF |
|     |             |               |

| Pin 24            | Pin 1                           | 0.5 ± 0.3<br>3 ± 0.3<br>4 ± 0.5<br>(Reinfol |  |  |  |
|-------------------|---------------------------------|---|--|--|--|
|                   | $0.35 \pm 0.03$ $0.5 \pm 0.02$  | <b> </b>                                    |  |  |  |
| $\frac{(0.5)}{>}$ | $23 \times 0.5 = 11.5 \pm 0.03$ | $0.5 \pm 0.1$                               |  |  |  |
| C (5:1)           |                                 |   |  |  |  |

Note 1. Tolerance shall be  $\pm 0.2$ mm unless otherwise specified.

2. Guaranteed area of the polarizer appearance is within 0.5mm outer from the active area.