# ANALOG DEVICES

## Variable Resolution Resolver-to-Digital Converter

AD2S80

#### 1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein. The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. <u>http://www.analog.com/aerospace</u> This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at <u>www.analog.com/AD2S80</u>

#### 2.0 **Part Number**. The complete part number(s) of this specification follow:

AD2S80-703D	Variable Resolution Resolver-to-Digital Converter
11 Case Outline	

#### **2.1** Case Outline.

Part Number

Letter	Descriptive designator	Case Outline (Lead Finish per MIL-PRF-38535)
D	GDIP2-T40	40-Lead ceramic dual-in-line package (SIDEBRAZED)

Description

#### **3.0** Absolute Maximum Ratings. (TA = 25°C, unless otherwise noted)

1,2	( <b>a a</b> )
+Vs to $GND^{1,2}$	+14V
1,2	
-VS to GND 2	-14 v
+VL to GND	+VS
Digital Input Voltage to GND <sup>2</sup>	-0.4V to +VL
Demod I/P	
Integrator I/P	
VCO Input	+14V to -VS
3,4	
VREF to GND	+14V to $-VS$
Analog Input Voltage (SIN, COS) to GND	+14V to -VS
Power Dissipation	
Storage Temperature Range	
Operating Temperature Range	55°C to +125°C
Junction Temperature (T <sub>J</sub> )	+150°C

1

2

The device should be powered up as follows: -Vs should be applied before or simultaneously with the +Vs.  $V_L$  can be applied at any time with respect to +Vs and -Vs.

GND refers to ANALOG GND; ANALOG GND must be externally connected to DIGITAL GND.

SIGNAL GND is internally connected to ANALOG GND.

SIN, COS, and REF input voltage may be present without +VS, -VS, or +VL.

ASD0011257 Rev. F Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2008 Analog Devices, Inc. All rights reserved.

## AD2S80S\* Product Page Quick Links

Last Content Update: 11/01/2016

### Comparable Parts

View a parametric search of comparable parts

### Documentation 🖵

#### **Data Sheet**

• AD2S80S: Variable Resolution Resolver-to-Digital Converter Aerospace Data Sheet

### Design Resources 🖵

- AD2S80S Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

Discussions 🖵

View all AD2S80S EngineerZone Discussions

### Sample and Buy

Visit the product page to see pricing options

### Technical Support

Submit a technical question or find your regional support number

\* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

### AD2S80


#### **3.1** Thermal Characteristics:

Thermal Resistance, D (sidebrazed) Package


Junction-to-Case ( $\Theta$  JC) = 11°C/W Max

Junction-to-Ambient ( $\Theta$  JA) = 48°C/W Max

#### **3.2** Functional Block Diagram:



**3.3** Terminal Assignments:



#### Electrical Table: (See notes at end of table) **4.0**

		Table I				
Parameter	Symbol	Conditions <u>1/</u>	Sub- group	Limit Min	Limit Max	Units
Angular Accuracy <u>2/</u>		$V_{s} = \pm 10.8V$ , SCI=SC2=High $V_{s} = \pm 13.2V$ , SC1=SC2=High 16 bit resolution	1, 2, 3		±8	Arc mins
Missing Codes 2/		$V_s = \pm 10.8V$ , SCI=SC2=High $V_s = \pm 13.2V$ , SC1=SC2=High 16 bit resolution	1 2, 3		$\pm 4$ $\pm 6$	Codes
Total effective angular offset		Output data nulled by application of offset current to integrator input	1, 2, 3		±800	nA
Integrator output range		1  mA load $\pm V_{\rm S} = 10.8 \text{V}, 1 \text{ mA load}$	1, 2, 3 1, 2, 3	±8 ±7		V
Demod O/P Scaling 2/			1, 2, 3	90	110	nA/Bit
VCO Maximum Rate			4, 5, 6		1.0	MHz
VCO Gain Scaling		Measured with VCO input, Current of ±10µA	4, 5, 6	7110	8690	Hz/µA
VCO Linearity <u>6/</u>		VCO measured at 10 points over the frequency range 0 to 1MHz	4, 5, 6		±3	%
VCO Total Effective Offset		Measured with 68KΩ Input R	1, 2 3		380 400	nA
Digital Inputs High Voltage <u>3/</u>	V <sub>IH</sub>	$\pm V_{\rm S} = 10.8 {\rm V}$	1, 2, 3	2.0		V
Digital Inputs Low Voltage <u>3/</u>	V <sub>IL</sub>	$\pm V_{\rm S} = 13.2 {\rm V}$	1, 2, 3		0.8	
Digital Inputs High Current <u>3/</u>	I <sub>IH</sub>	$\pm V_{\rm S} = 13.2 \text{V}, V_{\rm L} = 5.5 \text{V} \text{V}_{\rm IH} = 5.5 \text{V}$	1, 2, 3		±100	μΑ
Digital Inputs Low Current 3/	I <sub>IL</sub>	$\pm V_{\rm S} = 13.2 \text{V}, V_{\rm L} = 5.5 \text{V} \text{V}_{\rm IL} = 0 \text{V}$	1, 2, 3		±100	
Digital Inputs Low Voltage $4/$	V <sub>IL</sub>	$\overline{\text{ENABLE}}$ = HIGH	1, 2, 3 1, 2, 3		1.0	V
Digital Inputs Low Current $4/$	I <sub>IL</sub>	$\overline{\text{ENABLE}}$ = HIGH	1, 2, 3	-400		μΑ
Digital Outputs High Voltage 5/	V <sub>OH</sub>	$V_L = 4.5V, I_{OH} = 100 \mu A$	1, 2, 3	2.4		V
Digital Outputs Low Voltage 5/	V <sub>OL</sub>	$V_L = 5.5V, I_{OL} = 1.2mA$	1, 2, 3		0.4	
High Level Three State Leakage Current	I <sub>OZH</sub>	$V_{OH} = 5.0V, V_L = 5.5V$	1, 2, 3		±100	μΑ
Low level Three State Leakage Current	I <sub>OZL</sub>	$V_{OL} = 0V, V_L = 5.5V$	1, 2, 3		±100	
Busy Pulse Width	t <sub>BUSY</sub>		9, 10, 11	200	600	nS
Power Supply Current	$+I_{S}$	$\pm V_{\rm S} = \pm 13.2 \rm V$	1, 2, 3		30	mA
	-I <sub>S</sub>		1, 2, 3	-30		
	$+I_{L}$	$V_{L} = 5.5 V$	1, 2, 3		1.5	

#### TABLE I NOTES:

- $\begin{array}{ll} \underline{1'} & V_{S}=\pm 12V, \, V_{L}=+5V, \, \text{unless otherwise specified} \\ \underline{2'} & V_{SIN}, \, V_{COS}=2 \, \, V_{RMS} \, \text{Maximum at 5KHz}, \, V_{REF}=2 \, \, V_{RMS} \, \text{at 5KHz}. \end{array}$
- $\underline{3/}$  DB1-DB16, INHIBIT, ENABLE, BYTE SELECT  $\underline{4/}$  Digital inputs SC1, SC2, DATA LOAD are internally pulled up to +V<sub>s</sub>.
- $\overline{5/}$  DB1-DB16, RIPPLE CLOCK, DIRECTION.
- 6/ VCO linearity is expressed as % (percentage) of reading.

### AD2S80

### 4.1 Electrical Test Requirements:

Table II				
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)			
Interim Electrical Parameters	1, 4, 9			
Final Electrical Parameters	1, 2, 3, 4, 5, 6, 9, 10, 11 <u>1/</u>			
Group A Test Requirements	1, 2, 3, 4, 5, 6, 9, 10, 11			
Group C end-point electrical parameters	1, 4, 9			
Group D end-point electrical parameters	1, 4, 9			
Group E end-point electrical parameters	Not applicable			

<u>1/</u> PDA applies to Subgroup 1.

### 5.0 Life Test/Burn-In Circuit:

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.

		AD2S80
Rev	Description of Change	Date
Α	Initiate	Oct. 12, 2000
В	Update web address	Feb. 7, 2002
С	Add subgroups 4, 5, 6, 9, 10, 11 to table II	Mar. 19, 2002
D	Update web address. Delete burn-in circuit.	June 26, 2003
Е	Update header/footer and add to 1.0 Scope description.	March 11, 2008
F	Add Junction Temperature (T <sub>J</sub> )+150°C to section 3.0-Absolute Max. Ratings	April 3, 2008

© 2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. 3/08



www.analog.com

ASD0011257 Rev. F | Page 5 of 5