

---

**8W Mono Class-D Audio Amplifier**

---

**Features**

- Single supply voltage  
4.5V ~ 14.4V for loudspeaker driver  
Built-in LDO output 5.5V for others
- Loudspeaker power from 12V supply  
5.5W/CH into 8Ω @1% THD+N  
8W/CH into 4Ω @<1% THD+N
- 93% efficient Class-D operation eliminates need for heat sink
- Differential inputs
- Internal oscillator
- Short-Circuit protection with auto recovery option
- Under-Voltage detection
- Over-Voltage protection
- Pop noise and click noise reduction
- Output DC detection for speaker protection
- Filter-Free operation
- Over temperature protection with auto recovery
- Superior EMC performance


**Applications**

- TV audio
- Boom-Box
- Powered speaker
- Monitors
- Consumer Audio Equipment


**Description**

The AD51050B is a high efficiency mono class-D audio amplifier. The loudspeaker driver operates from 4.5V~14.4V supply voltage, it can deliver 8W/CH output power into 4Ω loudspeaker within 1% THD+N at 12V supply voltage and without external heat sink when playing music.

Output DC detection prevents speaker damage from long-time current stress. AD51050B provides superior EMC performance for filter-free application. The output short circuit and over temperature protection include auto-recovery feature.

**Simplified Application Circuit**


## Pin Assignments



## Pin Description

NAME	TSSOP-14L	TQFN-20L	TYP	DESCRIPTION
FAULTB	1	20	O	Open drain output used to display short circuit or dc detect fault. Voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting FAULTB pin to SDNB pin. Otherwise, both short circuit faults and dc detect faults must be reset by cycling AVCC.
AVCC	2	1	P	Analog supply.
AGND	3	2	P	Analog signal ground.
GVDD	4	3	P	5.5V regulated output.
INN	5	4	I	Negative audio input.
INP	6	5	I	Positive audio input.
PVCC	7	14	P	High-voltage power supply.
BSP	8	10	P	Bootstrap I/O, positive high side FET.
OUTP	9	11	O	Class-D H-bridge positive output.
PGND	10	12	P	Power ground for the H-bridges.
OUTN	11	15	O	Class-D H-bridge negative output.
BSN	12	16	P	Bootstrap I/O, negative high side FET.
N.C.	13	6,7,8,9,13,17,18	N/A	Not connected pin.
SDNB	14	19	I	Shutdown signal for IC (low = disabled, high = operational). Voltage compliance to AVCC, internal pull Low with a 227Kohm resistor.

## Functional Block Diagram



## Ordering Information

Product ID	Package	Packing / MPQ	Comments
AD51050B-26QH14NRR	TSSOP-14L	2500 Units / Reel 2500 Units / Small Box	Green
AD51050B-26HH20NRR	TQFN-20L (3mm×3mm)	Tape/Reel 5K Units/Reel	Green

## Available Package

Package Type	Device No.	$\theta_{JA} (^{\circ}\text{C}/\text{W})$	$\theta_{JT} (^{\circ}\text{C}/\text{W})$	$\Psi_{JT} (^{\circ}\text{C}/\text{W})$	Exposed Thermal Pad
TSSOP 14L	AD51050B	119	48.4	5.6	No
TQFN 20L		42.3	26.2	1.3	Yes (Note 1)

**Note 1.1:** The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is necessary.

**Note 1.2:**  $\theta_{JA}$  is simulated on a room temperature ( $T_A=25^{\circ}\text{C}$ ), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The measurement is simulated using the JEDEC51-7 thermal measurement standard.

**Note 1.3:**  $\theta_{JT}$  represents the thermal resistance for the heat flow between the chip junction and the package's top surface. It's extracted from the simulation data with obtaining a cold plate on the package top.

**Note 1.4:**  $\Psi_{JT}$  represents the thermal parameter for the heat flow between the chip junction and the package's top surface center. It's extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-7.

## Marking Information


### AD51050B

- Marking Information

Line 1 : LOGO

Line 2 : Product No

Line 3 : Tracking Code



**Absolute Maximum Ratings**

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
PVCC	Supply voltage	PVCC, AVCC	-0.3	16	V
V <sub>I</sub>	Interface pin voltage	SDNB, FAULTB	-0.3	16	V
T <sub>A</sub>	Operating free-air temperature range		-40	85	°C
T <sub>J</sub>	Operating junction temperature range		-40	150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
R <sub>L</sub>	Minimum Load Resistance		3.2		Ω
ESD	Human Body Model			±2k	V
	Charged Device Model			±500	V

**Recommended Operating Conditions**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
PVCC	Supply voltage	PVCC, AVCC	4.5	14.4	V
V <sub>I</sub>	Signal input level voltage	INP, INN		2	V <sub>rms</sub>
V <sub>IH</sub>	High-level input voltage	SDNB	2		V
V <sub>IL</sub>	Low-level input voltage	SDNB		0.8	V
V <sub>OL</sub>	Low-level output voltage	FAULTB, R <sub>PULL-UP</sub> =100k, PVCC=12V		0.8	V
I <sub>IH</sub>	High-level input current	SDNB, V <sub>I</sub> =2V, PVCC=12V		50	uA
I <sub>IL</sub>	Low-level input current	SDNB, V <sub>I</sub> =0.8V, PVCC=12V		5	uA
T <sub>A</sub>	Operating free-air		-40	85	°C

**General Electrical Characteristics**

- PVCC=12V, R<sub>L</sub>=4Ω, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
I <sub>CC(q)</sub>	Quiescent supply current	SDNB=2V, no load, PVCC=12V		8	12	mA
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	SDNB=0.8V, no load, PVCC=12V		20	100	uA
R <sub>DS(on)</sub>	Drain-source on-state resistance-High side NMOS	PVCC=12V, I <sub>d</sub> =500mA, T <sub>J</sub> =25 °C		210		mΩ
	Drain-source on-state resistance-Low side NMOS			210		mΩ
V <sub>OS</sub>	Class-D output offset voltage (measured differential)	PVCC=12V V <sub>I</sub> =0V, Gain=26dB		1.5	15	mV
t <sub>ON</sub>	Turn-on time	SDNB=2V		90		ms
t <sub>OFF</sub>	Turn-off time	SDNB=0.8V		2		μs
GVDD	Regulator output	I <sub>GVDD</sub> =0.1mA	4.75	5	5.25	V
G	Gain	PVCC=12V,SDNB=2V	25	26	27	dB

**Electrical Characteristics and Specifications of Loudspeaker Driver**


● PVCC=12V,  $R_L=4\Omega$ ,  $T_A=25^\circ\text{C}$  (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
$P_O$	Output power	THD+N=1%, f=1kHz, $8\Omega$		5.5		W
		THD+N<1%, f=1kHz, $6\Omega$		7		
		THD+N<1%, f=1kHz, $4\Omega$		8		
THD+N	Total harmonic distortion plus noise	PVCC=12V, $R_L=8\Omega$ , f=1kHz, $P_O=4W$ (half-power)		0.02		%
		PVCC=12V, $R_L=6\Omega$ , f=1kHz, $P_O=4W$ (half-power)		0.02		
		PVCC=12V, $R_L=4\Omega$ , f=1kHz, $P_O=4W$ (half-power)		0.02		
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz, Gain=26dB, a-weighted		100		dB
$V_n$	Output integrated noise	F=20Hz ~ 20kHz, Gain=26dB, a-weighted filter, $R_L=8\Omega$		100		$\mu\text{V}$
$K_{SVR}$	Power Supply Rejection Ratio	$V_{\text{ripple}}=200\text{mVpp}$ at 1kHz, Gain=26dB, inputs ac-grounded		-70		dB
$f_{\text{OSC}}$	Oscillator frequency		250	310	370	kHz
$T_{\text{SENSOR}}$	Thermal trip point			150		$^\circ\text{C}$
	Thermal hysteresis			25		$^\circ\text{C}$


## Typical Characteristics

● PVCC=12V,  $R_L=4\Omega$ ,  $T_A=25^\circ\text{C}$  (unless otherwise noted)


THD+N vs. Output Power, 8 $\Omega$  load




THD+N vs. Output Power, 6 $\Omega$  load




THD+N vs. Output Power, 4 $\Omega$  load




THD + N (%) vs. Frequency, 4 $\Omega$  load



Noise, 8 $\Omega$  load




Noise, 4 $\Omega$  load







### Efficiency (8Ωload)




### Efficiency (4Ω load)



### Supply voltage vs. Output Power, 8Ω load



### Supply voltage vs. Output Power, 4Ω load



---

**Operation Descriptions****● Shutdown control**

Pulling SDNB pin low will let AD51050B operate in low-current state for power conservation. The AD51050B outputs will enter mute once SDNB pin is pulled low, and regulator will also disable to save power. If let SDNB pin floating, the chip will enter shutdown mode because of the internal pull low resistor. For the best power-off performance, place the chip in the shutdown mode in advance of removing the power supply.

**● DC detection**

AD51050B has dc detection circuit to protect the speakers from DC current which might be occurred as input capacitor defect or inputs short on printed circuit board. The detection circuit detects first volume amplifier stage output, when both differential outputs' voltage become higher than a determined voltage or lower than a determined voltage for more than 420ms, the dc detect error will occur and report to FAULTB pin. At the same time, loudspeaker drivers will disable and enter Hi-Z. This fault can not be cleared by cycling SDNB pin, it is necessary to cycle the PVCC supply.

The minimum differential input voltages required to trigger the DC detect function are shown in table1. The input voltage must keep above the voltage listed in the table for more than 420msec to trigger the DC detect fault. The equivalent class-D output duty of the DC detect threshold is listed in table2.

Table 1. DC Detect Threshold

AV (dB)	Vin (mV, differential)
26	125

Table 2. Output DC Detect Duty (for Either Channel)

PVCC (V)	Output Duty Exceeds
8	20.8%
12	20.8%

- **Thermal protection**

If the internal junction temperature is higher than 150°C, the outputs of loudspeaker drivers will be disabled and at low state. The temperature for AD51050B returning to normal operation is about 125°C. The variation of protected temperature is about 10%. Thermal protection faults are NOT reported on the FAULTB pin.

- **Short-circuit protection**

To protect loudspeaker drivers from over-current damage, AD51050B has built-in short-circuit protection circuit. When the wires connected to loudspeakers are shorted to each other or shorted to VSS or to PVCC, overload detectors may activate. Once one of right and left channel overload detectors are active, the amplifier outputs will enter a Hi-Z state and the protection latch is engaged. The short protection fault is reported on FAULTB pin as a low state. The latch can be cleared by reset via SDNB pin or power supply cycling.

The short circuit protection latch can have auto-recovery function by connect the FAULTB pin directly to SDNB pin. The latch state will be released after 420msec, and the short protection latch will re-cycle if output overload is detected again.

- **Under-voltage detection**

When the GVDD voltage is lower than 2.8V or the PVCC voltage is lower than 4V, loudspeaker drivers of right/left channel will be disabled and kept at low state. Otherwise, AD51050B return to normal operation.

- **Over-voltage protection**


When the PVCC voltage is higher than 15.5V, loudspeaker will be disabled kept at low state. The protection status will be released as PVCC lower than 15V.

## Application information

### ● Input capacitors (C<sub>in</sub>)

The performance at low frequency (bass) is affected by the corner frequency (f<sub>c</sub>) of the high-pass filter composed of input resistor (R<sub>in</sub>) and input capacitor (C<sub>in</sub>), determined in equation (2). Typically, a 0.1μF or 1μF ceramic capacitor is suggested for C<sub>in</sub>. The resistance of input resistors is 30kΩ at gain +26dB setting in AD51050B. However, there is 20% variation in input resistance from production variation.

$$f_c = \frac{1}{2\pi R_{in} C_{in}} \text{ (Hz)} \dots\dots\dots (2)$$



### ● Ferrite Bead selection

If the traces from the AD51050B to speaker are short, the ferrite bead filters can reduce the high frequency emissions to meet FCC requirements. A ferrite bead that has very low impedance at low frequency and high impedance at high frequency (above 1MHz) is recommended. The impedance of the ferrite bead can be used along with a small capacitor with a value around 1000pF to reduce the frequency spectrum of the signal to an acceptable level.




Figure 2. Typical Ferrite Bead Filter

### ● Output LC Filter

If the traces from the AD51050B to speaker are not short, it is recommended to add the output LC filter to eliminate the high frequency emissions. Figure 3 shows the typical output filter for 8Ω speaker with a cut-off frequency of 27 kHz and Figure 4 shows the typical output filter for 4Ω speaker with a cut-off frequency of 27 kHz.




Figure 3. Typical LC Output Filter for 8Ω Speaker




Figure 4. Typical LC Output Filter for 4Ω Speaker

### ● Power supply decoupling capacitor (Cs)

Because of the power loss on the trace between the device and decoupling capacitor, the decoupling capacitor should be placed close to PVCC and PGND to reduce any parasitic resistor or inductor. A low ESR ceramic capacitor, typically 1000pF, is suggested for high frequency noise rejection. For mid-frequency noise filtering, place a capacitor typically 0.1μF or 1μF as close as possible to the device PVCC leads works best. For low frequency noise filtering, a 100μF or greater capacitor (tantalum or electrolytic type) is suggested.





Figure 5. Recommended Power Supply Decoupling Capacitors.


## Application Circuit Example

- Application circuit with Single-Ended Input



## Package Dimensions


### ● TSSOP-14L




Symbol	Dimension in mm	
	Min	Max
A	--	1.20
A1	0.05	0.15
b	0.19	0.30
c	0.09	0.16
D	4.90	5.10
E	4.30	4.50
E1	6.30	6.50
e	0.65 BSC	
L	0.45	0.75

## Package Dimensions


- TQFN-20L (3x3 mm)



**TOP VIEW**



**SIDE VIEW**



**BOTTOM VIEW**

Symbol	Dimension in mm	
	Min	Max
A	0.70	0.85
A1	0.00	0.05
A3	0.20 REF.	
b	0.15	0.25
D	2.924	3.076
E	2.924	3.076
e	0.40 BSC	
L	0.324	0.476

## Exposed pad

	Dimension in mm	
	Min	Max
D2	1.40	1.60
E2	1.40	1.60



**Revision History**

Revision	Date	Description
0.1	2021.08.23	Initial version.
1.0	2022.02.18	Delete Preliminary

**Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.