

AD563



MOTOROLA


COMPLETE 12-BIT HIGH-SPEED MONOLITHIC D/A CONVERTER

The AD563 is a monolithic 12-bit resolution D/A converter. It contains a high stability bandgap reference capable of supplying 5.0 mA trimmed to $\pm 1.0\%$ maximum error. Active laser trimming of thin-film ladder network, span, bipolar offset, and bandgap resistors at wafer level provide accuracy and linearity of better than $\pm 1/2$ LSB. An innovative bit switching scheme provides fast settling time yet enables selection of CMOS or TTL thresholds which are retained over a wide V_{CC} range from 4.5 to 16.5 volts. Precision internal span resistors allow output voltage options of 0 to 5.0 V, 0 to 10 V, ± 2.5 V, ± 5.0 V, and ± 10 V. 12-bit accuracy and a fast settling time of typically 200 ns (to $\pm 1/2$ LSB) make this converter ideal for applications such as a fast A/D building block or display driver.

- True 12-Bit Linearity: $\pm 1/2$ LSB Max
- Fast Settling Time: $\pm 1/2$ LSB in 200 ns Typ
- Fully Monotonic Over Temperature Range
- High-Stability Bandgap Voltage Reference On Chip
- True Binary Coded Inputs
- Selectable Digital Thresholds
- Internal Span Resistors for Generating Output Voltage
- Low Power Consumption: 210 mW
- Low Cost Monolithic Design


LASER TRIMMED HIGH-SPEED 12-BIT D/A CONVERTER

SILICON MONOLITHIC
INTEGRATED CIRCUIT



D SUFFIX
CERAMIC PACKAGE
CASE 716-06


PIN CONNECTIONS



ORDERING INFORMATION

Device	Temperature Range	Accuracy @ 25°C	Gain TC (ppm of FS/°C)
AD563JD	0°C to +70°C	$\pm 1/2$ LSB	30
AD563KD	0°C to +70°C	$\pm 1/4$ LSB	20
AD563SD	-55°C to +125°C	$\pm 1/4$ LSB	30
AD563TD	-55°C to +125°C	$\pm 1/4$ LSB	10

BLOCK DIAGRAM



MAXIMUM RATING ($T_A = 25^\circ\text{C}$, Ratings are referred to Ground [Pin 12] unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC} V_{EE}	+18 -18	Vdc
Reference Ground (Pin 5)	V_{AD}	± 1.0	Vdc
Applied Output Voltage (Pin 9)	V_O	-7.0 to +12	Vdc
CMOS/TTL Threshold Select (Pin 2)	—	0 to V_{CC}	Vdc
Digital Input Voltage (Pins 13 to 24)	V_I	-5.0 to +18	Vdc
Reference Input to Reference Ground	V_{RI}	± 12	Vdc
Reference Current	I_{REF}	Short circuit to either Gnd; momentary short circuit to V_{CC}	
Bipolar Offset to Reference Ground	—	± 12	Vdc
Ten Volt Span Resistor to Reference Ground	—	± 12	Vdc
Twenty Volt Span Resistor to Reference Ground	—	± 24	Vdc
Power Dissipation	P_D	1000	mW
Operating Temperature Range	AD563JD/AD563KD AD563SD/AD563TD	T_A 0 to +70 -55 to +125	$^\circ\text{C}$
Storage Temperature Range		T_{stg} -65 to +150	$^\circ\text{C}$
Junction Temperature		T_J +175	$^\circ\text{C}$

TERMINOLOGY

Nonlinearity (Relative Accuracy) — Maximum output deviation from ideal straight line connecting zero and full-scale readings, expressed as a fraction of LSB or percent of full scale.

Differential Nonlinearity — Maximum deviation in the readings of any two adjacent input bit codes from the ideal LSB step, expressed in fractions of LSB or percentage of full scale. A differential nonlinearity value greater than 1 LSB may lead to nonmonotonic operation.

Monotonicity — For every increase in the input digital word, the output current either remains the same or increases.

The AD563 is guaranteed to be monotonic over temperature.

Settling Time — The elapsed time from the input transition until the output has settled within an error band about its final value.

The worst case switching condition occurs when all bits are switched "on", which corresponds to a low-to-high transition for all bits. This time is typically 200 ns for the output to settle to within $\pm 1/2$ LSB for 12-bit accuracy. The turn-off time is typically 120 ns. These times apply when the output swing is limited to a small (<0.5 V) swing and the external output capacitance is under 10 pF.

Gain Error — The difference between the actual full scale range (difference in output between all bits on, and all bits off) and the ideal full scale range. Based on a 0 to 10 V output configuration, the ideal FSR is $\frac{4095}{4096} \times 10 = 9.99756$ V.

Gain error is expressed in percentage of full scale (FS).

Unipolar Offset Error — Using the configuration shown in Figure 1, with $R1 = 10$ ohms and with all bits off, the output voltage reading compared to zero is expressed as a percentage of the full scale range. Offset voltage of the output op amp must be nulled.

Bipolar Offset Error — Using the configuration shown in Figure 2, with $R2 = 10$ ohms with all bits off, the output voltage reading compared to the ideal negative full scale value is expressed as a percentage of the full scale range. Offset voltage of the output op amp must be nulled.

Bipolar Zero Error — Using the configuration shown in Figure 2, with $R1 = R2 = 10 \Omega$, with the MSB on and all other bits off, the output voltage reading compared to zero is expressed as a percentage of the full-scale range. Offset voltage of the output op amp must be nulled.

Temperature Coefficients — (Unipolar Offset, Bipolar Offset, Gain and Differential Nonlinearity). The maximum deviation of the particular parameter over the specified temperature range, divided by the temperature range, expressed in parts per million of Full Scale Range per degree C.

Compliance Voltage Range — The output terminal voltage range which will provide specified output resistance and current characteristics. The compliance voltage is specified with $V_{EE} = -15$. The compliance voltage range follows as V_{EE} is varied.

Power Supply Sensitivity — The change in full scale current caused by a change in V_{EE} or V_{CC} expressed in ppm of full scale current per percent change in V_{EE} or V_{CC} .


ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.0\text{ V}$, $V_{EE} = -15\text{ V}$, Pin 2 open, $T_A = 25^\circ\text{C}$, all tests performed using internal reference, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
TTL Digital Logic Levels (All Bits) ($4.5\text{ V} \leq V_{CC} \leq 16.5\text{ V}$, T_{low} to T_{high} , see Note 1) Bit On, Logic "1" Bit Off, Logic "0"	V_{IH} V_{IL}	2.0 —	— —	— 0.8	V
CMOS Digital Logic Levels (All Pins) ($4.5\text{ V} \leq V_{CC} \leq 16.5\text{ V}$, T_{low} to T_{high} , see Note 1, Pin 2 tied to Pin 1) Bit On, Logic "1" Bit Off, Logic "0"	V_{IH} V_{IL}	$70\% V_{CC}$ —	— —	— $30\% V_{CC}$	V
Digital Input Current, CMOS/TTL Levels — Bit On, Logic "1" (T_{low} to T_{high} , see Note 1) Bit On, Logic "1" Bit Off, Logic "0"	I_{IH} I_{IH} I_{IL}	— — —	+0.02 — -2.0	+0.1 +1.0 -75	μA
Programmable Output Range (See Figures 1 and 2)	—	—	0 to +5.0 -2.5 to +2.5 0 to +10 -5.0 to +5.0 -10 to +10	— — — — —	V
Output Current Unipolar (All Bits On) Bipolar (All Bits On or Off)	I_O	-1.6 ± 0.8	-2.0 ± 1.0	-2.4 ± 1.2	mA
Output Resistance (Exclusive of Span Resistors)	R_O	1.0	5.0	—	M Ω
Output Capacitance	C_O	—	25	—	pF
Output Compliance Voltage Range (T_{low} to T_{high} , see Note 1)	V_{OC}	-5.0	—	+10	V
Nonlinearity	NL	—	—	+1/4 (0.006) $\pm 1/2$ (0.012)	LSB % of FS LSB % of FS
	AD563KD/AD563SD/AD563TD AD563JD	— — — —	— — — —	— — — —	— — — —
Differential Nonlinearity	—	—	—	$\pm 1/2$	LSB
Differential Nonlinearity (T_{low} to T_{high} , see Note 1)	Monotonicity Guaranteed				
Gain Error — Figure 1, $R_1 = \text{Fixed } 10\ \Omega$	—	—	± 0.1	—	% of FS
Offset Error Unipolar — Figure 1 Bipolar — Figure 2, $R_2 = \text{Fixed } 10\ \Omega$	—	—	± 0.01 ± 0.1	± 0.05 —	% of FS
Bipolar Zero Error — Figure 2, $R_1 = R_2 = \text{Fixed } 10\ \Omega$	—	—	± 0.1	—	% of FS
Gain Adjustment Range — Figure 1	—	—	± 0.2	—	% of FS
Bipolar Offset Adjustment Range — Figure 2	—	—	± 0.2	—	% of FS
Unipolar Zero Temperature Coefficient (T_{low} to T_{high} , see Note 1)	—	—	1.0	2.0	ppm/ $^\circ\text{C}$
Bipolar Zero Temperature Coefficient (T_{low} to T_{high} , see Note 1)	—	—	5.0	10	ppm/ $^\circ\text{C}$
Gain Temperature Coefficient, Full Scale (T_{low} to T_{high} , see Note 1)	—	—	—	10 20 30	ppm/ $^\circ\text{C}$
	AD563TD AD563KD AD563JD/AD563SD	— — —	— — —	— — —	— — —
Differential Nonlinearity Temperature Coefficient (T_{low} to T_{high} , see Note 1)	—	—	1.0	—	ppm/ $^\circ\text{C}$
Settling Time to 1/2 LSB All Bits On-to-Off or Off-to-On	t_s	—	0.2	1.2	μs
Reference Input Impedance	Z_{in}	—	5 k	—	k Ω
Reference Output Voltage	V_{RO}	2.475	2.500	2.525	Volts
Reference Output Current	I_{RO}	5.0	—	—	mA
Power Supply Current ($V_{CC} +4.5$ to $+16.5\text{ Vdc}$) ($V_{EE} -10.8$ to -16.5 Vdc)	I_{CC} I_{EE}	— —	6.0 -8.0	10 -12	mA
Power Supply Gain Sensitivity ($V_{CC} +4.5$ to $+5.5\text{ Vdc}$) ($V_{CC} +13.5$ to $+16.5\text{ Vdc}$) ($V_{EE} -10.8$ to -16.5 Vdc)	PSSI $_{FS+}$ PSSI $_{FS+}$ PSSI $_{FS-}$	— — —	2.0 2.0 10	10 10 25	ppm of FS/%

Note 1: $T_{low} = -55^\circ\text{C}$ for AD563SD/AD563TD
 0°C for AD563JD/AD563KD

$T_{high} = +125^\circ\text{C}$ for AD563SD/AD563TD
 $+70^\circ\text{C}$ for AD563JD/AD563KD

FIGURE 1 — AD563 IN TYPICAL UNIPOLAR CONNECTION SCHEME



UNIPOLAR DAC OPERATION

A typical circuit configuration for unipolar operation of AD563 is shown in Figure 1.

Step 1 — Output Range

Determine which output range is required. For +5.0 Volt full scale (FS) range, connect Pin 10 to output of external operational amplifier output and short Pin 9 to Pin 11. For +10 Volt FS range, connect Pin 10 to external operational amplifier output, Pin 11 remains unconnected.


Step 2 — Zero Adjust

Turn all bits OFF and adjust R2 until external operational amplifier output is 0 Volts.

Step 3 — Gain Adjust

Turn all bits ON. Adjust R1 until operational amplifier output reaches 4.9988 Volts for +5.0 Volt range or 9.9976 for +10 Volt range.

FIGURE 2 — AD563 IN TYPICAL BIPOLAR CONNECTION SCHEME



6

BIPOLAR DAC OPERATION

A typical circuit configuration for bipolar operation of AD563 is shown in Figure 2.

Step 1 — Output Range

Determine which output range is required. For ± 2.5 Volt full scale (FS) range, connect Pin 10 to output of external operational amplifier and short Pin 9 to Pin 11. For ± 5.0 Volt FS range, connect Pin 10 to output of external operational amplifier, Pin 11 remains unconnected. For ± 10 Volt FS range, connect Pin 11 to output of external operational amplifier, Pin 10 remains unconnected.

Step 2 — Offset Adjust

Turn all bits OFF and adjust R2 until operational amplifier output is:

- 2.5000 Volt for ± 2.5 Volt range
- 5.0000 Volt for ± 5.0 Volt range
- 10.0000 Volt for ± 10 Volt range

Step 3 — Gain Adjust (Bipolar Zero)

Turn MSB ON and all other bits OFF. Adjust R1 until operational amplifier output is 0 Volts.

NOTES:

1. For TTL and DTL compatibility, leave Pin 2 open.
2. For CMOS compatibility, short Pin 2 to Pin 1.
3. Supplies should be bypassed with $0.1 \mu\text{F}$ capacitors.
4. In unipolar operation, R_x should be made equal to the internal feedback resistor. In bipolar, R_x equals the feedback resistor in parallel with 2.5 k.