

13-Bit Monolithic A/D Converter

AD7550

FEATURES

Resolution: 13 Bits, 2's Complement Relative Accuracy: $\pm 1/2$ LSB

"Quad Slope" Precision
Gain Drift: 1ppm/°C

Offset Drift: 1ppm/°C
Microprocessor Compatible
Ratiometric
Overrange Flag
Very Low Power Dissipation
TTL/CMOS Compatible
CMOS Monolithic Construction

GENERAL DESCRIPTION

The AD7550 is a 13-bit (2's complement) monolithic CMOS analog-to-digital converter on a 118 x 125 mil die packaged in a 40-pin ceramic DIP. Outstanding accuracy and stability (1ppm/°C) is obtained due to its revolutionary integrating technique, called "Quad Slope" (Analog Devices patent No. 3872466). This conversion consists of four slopes of integration as opposed to the traditional dual slope and provides much higher precision.

The AD7550 parallel output data lines have three-state logic and are microprocessor compatible through the use of two enable lines which control the lower eight LSB's (low byte enable) and the five MBS's (high byte enable). An overrange flag is also available which together with the BUSY and BUSY flags can be interrogated through the STATUS ENABLE providing easy microprocessor interface.

The AD7550 conversion time is about 40ms with a 1MHz clock. Clock can be externally controlled or internally generated by simply connecting a capacitor to the clock pin. A positive start pulse can be self-generated by having a capacitor on the start pin or can be externally applied.


PACKAGE IDENTIFICATION1

Suffix "D" - Ceramic DIP (D40A)

NOTE

¹ See Section 19 for package outline information.

AD7550 FUNCTIONAL BLOCK DIAGRAM




For most applications, the AD7550 needs only three resistors, one capacitor, and a reference voltage since the integrating amplifier, comparator, switches and digital logic are all on the CMOS chip.

A wide range of power supply voltages ($\pm 5V$ to $\pm 12V$) with minuscule current requirements make the AD7550 ideal for low power and/or battery operated applications. Selection of the logic (V_{CC}) supply voltage ($\pm 5V$ to V_{DD}) provides direct TTL or CMOS interface on the digital input/output lines

The AD7550 uses a high density CMOS process featuring double layer metal and silicon nitride passivation to ensure high reliability and long-term stability.

PIN CONFIGURATION



TOP VIEW

ANALOG-TO-DIGITAL CONVERTERS VOL. 1, 10-119

SPECIFICATIONS (V_{DD} = +12V, V_{SS} = -5V, V_{CC} = +5V, V_{REF1} = +4.25V unless otherwise noted)¹

PARAMETER	TA = +25°C	OVER SPECIFIED TEMPERATURE RANGE	TEST CONDITIONS
ACCURACY Resolution Relative Accuracy Gain Error Gain Error Drift Offset Error Offset Error	±1LSB max ±1LSB max 1ppm/°C typ ±0.5LSB max 1ppm/°C typ	13 Bits 2's Comp min ±1 LSB max	$f_{CLK} = 500 \text{kHz}, R_1 = 1 \text{M}\Omega,$ $C_1 = 0.01 \mu\text{F}, \text{IRJCT Voltage}$ Adjusted to $\frac{V_{\text{REF1}}}{2} \pm 0.6\%$
ANALOG INPUTS AIN Input Resistance ² V _{REF1} Input Resistance ² V _{REF2} Leakage Current DIGITAL INPUTS	R1MΩ min R1MΩ min 10pA typ		
CIN, LBEN, HBEN, STEN VINL VINH VINL VINH INL: INH	+0.8V max +2.4V min +1.2V max +10.8V min 5nA typ	+0.8V max +2.4V min +1.2V max +10.8V min	$V_{CC} = +5V$ $V_{CC} = +12V$
START VINL VINH IINL INH	+0.8V max +3.0V min -1µA typ +150µA typ	+0.8V max +3.0V min	V_{CC} = +5V to V_{DD} V_{CC} = +5V to V_{DD} , BUSY = Low V_{CC} = +5V to V_{DD} , BUSY = High
CLOCK VINL VINH VINL VINH INL INL	+0.8V max +3V min +1.2V max +10.8V min -100µA typ +100µA typ	+0.8V max +3V min +1.2V max +10.8V min	$V_{CC} = +5V$ $V_{CC} = +12V$ $V_{IN} = V_{INL}; V_{CC} = +5V \text{ to } +12V$ $V_{IN} = V_{INH}; V_{CC} = +5V \text{ to } +12V$
DIGITAL OUTPUTS VOUTL VOUTH VOUTL VOUTH Capacitance (Floating State)	+0.5V max +2.4V min +1.2V max +10.8V min 5pF typ	+0.8V max +2.4V min +1.2V max +10.8V min	$V_{CC} = +5V$, $I_{SINK} = 1.6mA$ $V_{CC} = +5V$, $I_{SOURCE} = 40\mu A$ $V_{CC} = +12V$, $I_{SINK} = 1.6mA$ $V_{CC} = +12V$, $I_{SOURCE} = 0.6mA$
(OVRG, BUSY, BUSY, and DB0-DB12 I _{LKG} (Floating State) (OVRG, BUSY, BUSY, and DB0-DB12)	±5nA typ		V_{CC} = +5V to +12V V_{OUT} = 0V and V_{CC}
DYNAMIC PERFORMANCE Conversion Time	90ms typ		$V_{\text{IN}(\text{CLK})} = 0 \text{ to } +3V$, $f_{\text{CLK}} = 500 \text{kHz}$ $V_{\text{IN}(\text{CLK})} = 0 \text{ to } +3V$, $f_{\text{CLK}} = 1 \text{MHz}$
STEN, HBEN, LBEN Propagation Delay t _{ON} , t _{OFF}	250ns typ, 500ns max		V _{IN} (STEN, HBEN, LBEN) 0 to +3V
External STRT Pulse Duration	800ns min		$V_{IN(STRT)} = 0 \text{ to } +3V$
POWER SUPPLIES V _{DD} Range V _{SS} Range V _{CC} Range I _{DD} I _{SS} I _{CC}	+10V min, +12V max -5V min, -12V max +5V min, V _{DD} max 0.6mA typ, 2mA max 0.3mA typ, 2mA max 0.06mA typ, 2mA max	-	f _{CLK} = 1MHz

 $^{^1}$ Full Scale Voltage = $\pm V_{REF1} \pm 2.125.$ For V_{REF1} = +4.25V, FS voltage is $\pm 2.000 V_{\star}$

¹ Full Scale Voltage = $\pm V_{REF1} = 2.125$. For $V_{REF1} = +4.25V$, FS voltage is $\pm 2.000V$.

² The equivalent input circuit is the integrator resistor R_1 (1M Ω min, 10M Ω max) in series with a voltage source $\frac{V_{REF1}}{2}$, (see Figure 1). Specifications subject to change without notice.

ORDERING INFORMATION

Model	Temperature Range	Package
AD7550BD	-25°C to +85°C	Ceramic

CAUTION:

- 1. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times. Prior to pulling the devices from the conductive foam, ground the foam to deplete any accumulated charge.
- 2. V_{CC} should never exceed V_{DD} by more than 0.4V, especially during power ON or OFF sequencing.

ABSOLUTE MAXIMUM RATINGS
V _{DD} to AGND
V _{DD} to DGND
V _{SS} to AGND
V _{SS} to DGND
AGND to DGND
V _{CC} to DGND
V_{REF1} V_{SS} , V_{DD}
V _{REF2} AGND, V _{DD}
AIN
IRIN
IRJCTAGND, V _{DD}
IROUT
Digital Input Voltage
HBEN, LBEN, STEN, C _{IN} DGND, (DGND +27V)
CLK, STARTDGND, V _{DD}
Digital Output Voltage
DB0-DB12, OVRG, BUSY, BUSY, COUT DGND, VCC
Power Dissipation (Package)
Up to +50°C
Derates above +50°C by
Storage Temperature65°C to +150°C
Operating Temperature25°C to +85°C
. •

PIN FUNCTION DESCRIPTION PIN MNEMONIC DESCRIPTION 1 NC No Connection IRJCT 2 IntegratoR JunCTion. Summing junction (negative input) of integrating amplifier. 3 V_{REF1} Voltage REFerence Input 4 IRIN IntegratoR INput. External integrator input R is connected between IRJCT and IRIN. 5 AIN Analog INput. Unknown analog input voltage to be measured. Fullscale AIN equals $V_{\rm REF}/2.125$. IROUT 6 IntegratoR OUTput. External integrating capacitor C1 is connected between IROUT and IRJCT. 7 VREE2 Voltage REFerence ÷ 2 Input 8 **AGND** Analog GrouND 9 Negative Supply (-5V to -12V) v_{ss} 10 NC No Connection NC 11 No Connection 12 NC No Connection 13 NC No Connection 14 STRT STaRT Conversion. When STRT goes to a Logic "1," the AD7550's digital logic is set up and BUSY is latched "high." When STRT returns "low," conversion begins in synchronization with CLK. Reinitiating STRT during conversion causes a conversion restart. STRT can be driven from an external logic source or can be programmed for continuous conversion by connecting an external capacitor between STRT and DGND. An externally applied STRT command must be a positive pulse of at least 800 nanoseconds to ensure proper set-up of the AD7550 logic. 15 CLK CLock Input. The CLK can be driven from external logic, or can be programmed for internal oscillation by connecting an external capacitor between CLK and DGND. Count OUT provides a number (N) of gated clock pulses given by: 16 COUT AIN 2.125 + 1 17 Count IN is the input to the output counter. 2's complement binary data appears on the DBO C_{IN} through DB12 output lines (if the HBEN and LBEN enable lines are "high") if COUT is connected to Cin. 18 **HBEN** High Byte ENable is the three-state logic enable input for the DB8-DB12 data outputs. When HBEN is low, the DB8-DB12 outputs are floating. When HBEN is "high," digital data appears on the data lines. 19 LBEN Low Byte ENable is the three-state logic enable for DB0-DB7. When LBEN is "low," DB0-DB7 are floating. When "high," digital data appears on the data lines. Digital GrouND is the ground return for all digital logic and the comparator. 20 **DGND** 21 DB0 Data Bit 0 (least significant bit) 22 DB1 23 DB₂ 24 DB3 25 DB4 26 DR5 27 DR6 CODE: 2's Complement 28 DB7 29 DB8 30 DB9 **DB10** 31 **DB11** 32 33 DB12 Data Bit 12 (most significant bit) OVerRange indicates a Logic "1" if AIN exceeds plus or minus full scale by at least 1/2 LSB. 34 OVRG OVRG is a three-state output and floats until STEN is addressed with a Logic "1". **BUSY** Not BUSY. \overline{BUSY} indicates whether conversion is complete or in progress. \overline{BUSY} is a three-35 state output which floats until STEN is addressed with a Logic "1." When addressed, BUSY will indicate either a "1" (conversion complete) or a "0" (conversion in progress). 36 BUSY BUSY indicates conversion status. BUSY is a three-state output which floats until STEN is addressed with a Logic "1." When addressed, BUSY indicates a "0" (conversion complete) or a "1" (conversion in progress). 37 **STEN** STatus ENable is the three-state control input for BUSY, BUSY, and OVRG. 38 NC 39 v_{cc} Logic Supply. Digital inputs and outputs are TTL compatible if V_{CC} = +5V, CMOS compatible for $V_{CC} = +10V$ to V_{DD} .

40

 V_{DD}

Positive Supply +10V to +12V.

PRINCIPLES OF OPERATION

BASIC OPERATION

The essence of the quad slope technique is best explained through Figures 1 and 2.




Figure 1. Quad Slope Integrator Circuit

The inputs AGND (analog ground), V_{REF1} and AIN (analog input) are applied in sequence to an integrator (Figure 1), creating four slopes (phases 1 through 4, Figure 2) at the integrator output. Voltage V_S is ideally equal to $\frac{V_{REF1}}{2}$, but if not, will create an error count "n" that will be minimized by the "quad-slope" conversion process. V_{REF1} and V_{REF2} must be positive voltages.

The equivalent integrator input voltages and their integration times are shown in Table I.

TABLE I.
INTEGRATOR EQUIVALENT INPUT VOLTAGES
AND INTEGRATION TIMES

Phase	Input Voltage	Integration Time		
1	AGND-V _S	$t_1 = K_1 t$		
2	$V_{REF1}-V_{S}$	$t_2 = (K_1 + n)t$		
3	AIN-V _S	$t_3 = (2K_1 - n)t$		
4	V _{REF1} -V _S	$t_4 = (K_3 - 2K_1 + n - 2N)t$		

NOTE: Ideally V_S = V_{REF2} = 1/2 V_{REF1}

where

t = The CLK period

n = System error count

 $K_1 = A$ fixed count equal to 4352 counts

 $K_2 = A$ fixed count equal to 17408 counts ($K_2 = 4K_1$)

 $K_3 = A$ fixed count equal to 25600 counts

N = Digital output count corresponding to the analog input voltage, AIN

PHASE 0

After the start pulse is applied, switch SW2 is closed (all other switches open) and the integrator output is ramped to comparator zero crossing. Phase 0 can be considered the reset phase of the converter, and always has a duration t₀ = R₁C₁ (integrator time constant). Upon zero crossing, counters K₁ and K₂ are started, switch SW2 is opened and SW1 is closed.

PHASE 1

Phase 1 integrates (AGND - V_S) for a fixed period of time (by counter K₁) equal to t₁ = K₁t. At the end of phase 1, switch SW1 is opened and SW2 is closed.

PHASE 2

The integrator input is switched to $(V_{REF1} - V_S)$ and the output ramps down until zero crossing is achieved. The integration time $t_2 = (K_1 + n)t$ includes the error count "n" due to offsets, etc. At the end of phase 2, switch SW2 is opened, SW3 is closed, and a third counter (K_3) is started.

PHASE 3

Phase 3 integrates the analog input (AIN - V_S) until counter K₂ counts 4K₁t. At this time SW3 is opened and SW2 is closed again.

PHASE 4

Phase 4 integrates ($V_{REF1} - V_S$) and the comparator output ramps down until zero crossing once again is achieved. Since the comparator always approaches zero crossing from the same slope, propagation delay is constant and hysteresis effect is eliminated.




Figure 2. Quad Slope Timing Diagram

The time t5 between the phase 4 zero crossing and the termination of counter K3 is considered equal to 2N counts. N, the number of counts at the COUT terminal, is obtained by a divide-by-two counter stage. This reduces "jitter" effect. Barring third (and higher) order effects, it can be proven that:

$$N = \left(\frac{AIN}{V_{REF1}} - 1\right) \cdot 2K_1 + \frac{K_3}{2} + \left(\frac{AIN}{V_{REF1}} - 1\right) \cdot \left[\frac{AGND}{V_{REF1}} \left(1 + 2\alpha\right) - \alpha^2\right] \cdot 2K_1$$

ideal transfer function

where:

$$\alpha = \frac{2V_{S} - V_{REF1}}{V_{REF1}}$$

The ideal case assumes:

AGND = 0V

$$V_S = \frac{V_{REF1}}{2}$$
, therefore $\alpha = 0$

Then (EQN 1) simplifies to:

$$N = \frac{AIN}{V_{REF1}} \cdot 8704 + 4096$$
 (EQN 2)

$$N = \frac{AIN}{V_{FS}} \cdot 4096 + 4096$$
 (EQN 3)

where:

$$V_{FS}$$
 = full scale input voltage = $\frac{V_{REF1}}{2.125}$

The parallel output (DB0-DB12) of the AD7550 represents the number N in binary 2's complement coding when the COUT pin is connected to the CIN pin (see Table II).

TABLE II OUTPUT CODING (Bipolar 2's Complement)

Analog Input (Note 1)	N (Note 2)	Parallel Digital Output (Note 3)			
		OVRG	DB12		DBO
+Overrange		1	0	11111111111	1 1
+VFS (1·2 ⁻¹²)	8191	0	0	1111 1111 11	11
+VFS (2 ⁻¹²)	4097	0	0	0000 0000 00	0 1
0	4096	0	0	0000 0000 00	0.0
-VFS (2 ⁻¹²)	4095	0	1	1111111111	
-VFS	0	0	1	0000 0000 00	0 0
-Overrange	_	1	1	0000 0000 00	0 0

- N = number of counts at COUT pin
 COUT strapped to CIN; LBEN, HBEN and STEN = Logic 1

ERROR ANALYSIS

Equation 1 shows that only α and AGND generate error terms. Their impact can be analyzed as follows:

Case 1: AGND =
$$0, \alpha \neq 0$$

Error sources such as capacitor-leakage (IL) and op amp offset (e) cause α to be different from zero.

VOL. I, 10-124 ANALOG-TO-DIGITAL CONVERTERS

Under this condition,

$$\alpha = \frac{2 (e + I_L R_1)}{V_{REF1}}$$

where ILR1 is the equivalent error voltage generated by leakage II.

The evaluation of this error term is best demonstrated through the following example:

Assume:

e = 5mV,
$$I_L$$
 = 5nA, R_1 = 1M Ω and V_{REF1} = 4.25V.

Then:

$$\alpha = 4.7 \times 10^{-3}$$

and:

$$N = \left[\frac{AIN}{V_{REF1}} - 1\right] \times 8704 + 12800 - \left[\frac{AIN}{V_{REF1}} - 1\right] \times 22.1 \times 10^{-6} \times 8704$$
error term N_G

Therefore, the error count N_e is as follows:

$$\begin{array}{lll} \text{For AIN} = -\text{V}_{\text{FS}}\colon & \text{N}_{\epsilon} = 0.28 \text{ counts} = 0.28 \text{LSB} \\ \text{AIN} = 0\colon & \text{N}_{\epsilon} = 0.19 \text{ counts} = 0.19 \text{LSB} \\ \text{AIN} = +\text{V}_{\text{FS}}\colon & \text{N}_{\epsilon} = 0.09 \text{ counts} = 0.09 \text{LSB} \\ \end{array}$$

The above example shows the strong reduction of the circuit errors because of the α^2 term in (EQN 1). Another consequence of this effect is that Ne is always positive, regardless of the polarity of the circuit errors.

Case 2: AGND
$$\neq 0$$
, $\alpha = 0$

When AGND is different from the signal ground, then this error will come through on a first-order basis. Indeed:

$$N = \frac{AIN}{V_{REF1}} - 1 \cdot 8704 + 12800 + \frac{AIN}{V_{REF1}} - 1 \cdot \frac{AGND}{V_{REF1}}$$
error term N₆

The following example demonstrates the impact of AGND.

Let AGND =
$$1 \text{mV}$$
 and $V_{RFF1} = 4.25 \text{V}$.

For AIN =
$$-V_{FS}$$
, then N_{ϵ} = 3.01 counts
AIN = 0, then N_{ϵ} = 2.05 counts
AIN = + V_{FS} , then N_{ϵ} = 1.08 counts

Therefore, ground loops should be minimized because a 330µV difference between AGND and signal ground will cause 1 count (1 LSB) of error when the analog input is at minus full scale. An optimized ground system is shown in Figure 7.

OPERATING GUIDELINES

The following steps, in conjunction with Figure 3, explain the calculations of the component values required for proper operation.

1. DETERMINATION OF V_{REF1}

When the full scale voltage requirement (VFS) has been ascertained, the reference voltage can be calculated by:

$$V_{REF1} = 2.125 (V_{FS})$$

V_{REF1} must be positive for proper operation.

2. SELECTION OF C₃ (INTERNAL CLOCK OPERATION)

For internal clock operation, connect capacitor C_3 to the clock pin as shown in Figure 3. The clock frequency versus capacitor C_3 is shown in Figure 4.

The clock frequency must be limited to 1.3MHz for proper operation.

3. SELECTION OF INTEGRATOR COMPONENTS (R₁ AND C₁)

To ensure that the integrator's output doesn't saturate to its bound (V_{DD}) during the phase (3) integration cycle, the integrator time constant (R_1C_1) should be approximately equal to:

$$\pi = R_1 C_1 = \frac{V_{REF1} (9 \times 10^3)}{f_{CLK} (V_{DD} - 4V)}$$

The integrator components R_1 and C_1 can be selected by referring to Figure 5 and/or Figure 6. Figure 5 plots the time constant (R_1C_1) versus clock frequency for different reference voltages. Figure 6 is a direct plot of the required C_1 versus f_{CLK} for R_1 values of $1M\Omega$ and $10M\Omega$.

 R_1 can be a standard 10% resistor, but must be selected between $1 M \Omega$ to $10 M \Omega.$

The integrating capacitor " C_1 " must be a low leakage, low dielectric absorption type such as teflon, polystyrene or polypropylene. To minimize noise, the outside foil of C_1 must be connected to IR_{OUT} .

4. CONVERSION TIME

As shown in Figure 2, the conversion time is independent of the analog input voltage AIN, and is given by:

$$t_{convert} = t_{STRT} + \frac{34306}{f_{CLK}} + R_1C_1$$

where:

t_{STRT} = STRT pulse duration R₁C₁ = Integrator Time Constant f_{CLK} = CLK Frequency

For example, if $V_{EEF1} = 4.25V$, $R_1 = 1M\Omega$, $C_1 = 4,000pF$ and CLK = 1MHz, the conversion time (not including t_{STRT} , which is normally only microseconds in duration) is approximately 40 milliseconds.

5. EXTERNAL OR AUTO STRT OPERATION

The STRT pin can be driven externally, or with the addition of C₂, made to self-start.

The size of C₂ determines the length of time from end of conversion until a new conversion is initiated. This is the "data valid" time and is given by:

$$t_{\rm DAV} \approx (1.7 \text{ x } 10^6 \Omega) \text{ C}_2 + 20 \mu \text{s}$$

When first applying power to the AD7550, a OV to V_{DD} positive pulse (power up restart) is required at the STRT terminal to initiate auto STRT operation.

6. INITIAL CALIBRATION

Trim R_4 (Figure 3) so that pin 2 (IRJCT) equals 1/2 V_{REF1} $\pm 0.6\%$. When measuring the voltage on IRJCT, apply a Logic "1" to the STRT terminal.




Figure 3. Operation Diagram




Figure 4. fCLK vs. C3




Figure 5. Integrator Time Constant (R₁C₁) vs. f_{CLK} for Different Reference Voltages




Figure 6. Integrator Capacitance (C_1) vs. f_{CLK} for Different Integrator Resistances (R_1)

APPLICATION HINTS

When operating at f_{CLK} greater than 500kHz, the following steps are recommended to minimize errors due to noise coupling (see Figure 7).

- 1. Decouple AIN (pin 5), V_{REF1} (pin 3) and V_{REF2} (pin 7) through $0.01\mu F$ to signal ground.
- 2. Signal ground must be located as close to pin 8 (AGND) as possible.
- 3. Keep the lead lengths of R₁ and C₁ toward pin 2 (IRJCT) as short as possible. In addition, both components should lie over the analog ground plane. If C₁ has an outside foil, connect it to pin 6 (IROUT), not pin 2.
- 4. Hold the data bit enables (HBEN, LBEN) in the 0 state during conversion. This is easily accomplished by tying STEN to the 1 state and driving HBEN and LBEN with BUSY. This prevents the DB0 through DB12 outputs from coupling noise into the integrator during the phase 1-4 active integration periods.




Figure 7. Ground System