

# LC<sup>2</sup>MOS Quad 14-Bit DACs AD7834/AD7835

#### FEATURES

Four 14-bit DACs in one package AD7834—serial loading AD7835—parallel 8-bit/14-bit loading Voltage outputs Power-on reset function Maximum/minimum output voltage range of ±8.192 V Maximum output voltage span of 14 V Common voltage reference inputs User-assigned device addressing Clear function to user-defined voltage Surface-mount packages AD7834—28-lead SOIC and PDIP AD7835—44-lead MQFP and PLCC

#### **APPLICATIONS**

Process control Automatic test equipment General-purpose instrumentation

#### **GENERAL DESCRIPTION**

The AD7834 and AD7835 contain four 14-bit DACs on one monolithic chip. The AD7834 and AD7835 have output voltages in the range  $\pm 8.192$  V with a maximum span of 14 V.


The AD7834 is a serial input device. Data is loaded in 16-bit format from the external serial bus, MSB first after two leading 0s,

into one via DIN, SCLK, and  $\overline{\text{FSYNC}}$ . The AD7834 has five dedicated package address pins, PA0 to PA4, that can be wired to AGND or  $V_{\rm CC}$  to permit up to 32 AD7834s to be individually addressed in a multipackage application.


The AD7835 can accept either 14-bit parallel loading or doublebyte loading, where right-justified data is loaded in one 8-bit byte and one 6-bit byte. Data is loaded from the external bus into one of the input latches under the control of the  $\overline{WR}$ ,  $\overline{CS}$ ,  $\overline{BYSHF}$ , and DAC channel address pins, A0 to A2.

With each device, the LDAC signal is used to update all four DAC outputs simultaneously, or individually, on reception of new data. In addition, for each device, the asynchronous  $\overline{\text{CLR}}$  input can be used to set all signal outputs, V<sub>OUT</sub>1 to V<sub>OUT</sub>4, to the user-defined voltage level on the device sense ground pin, DSG. On power-on, before the power supplies have stabilized, internal circuitry holds the DAC output voltage levels to within ±2 V of the DSG potential. As the supplies stabilize, the DAC output levels move to the exact DSG potential (assuming  $\overline{\text{CLR}}$  is exercised).

The AD7834 is available in a 28-lead 0.3" SOIC package and a 28-lead 0.6" PDIP package, and the AD7835 is available in a 44-lead MQFP package and a 44-lead PLCC package.



#### FUNCTIONAL BLOCK DIAGRAMS



#### Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2003-2007 Analog Devices, Inc. All rights reserved.

### **TABLE OF CONTENTS**

Features
Applications1
General Description 1
Functional Block Diagrams1
Revision History
Specifications
AC Performance Characteristics
Timing Specifications 6
Absolute Maximum Ratings7
Thermal Resistance
ESD Caution7
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Terminology13
Theory of Operation14
DAC Architecture14
Data Loading—AD7834 Serial Input Device14
Data Loading—AD7835 Parallel Loading Device
Unipolar Configuration15
Bipolar Configuration16
Controlled Power-On of the Output Stage17

#### **REVISION HISTORY**

8/07—Rev. C to Rev. D	
Changes to Table 5	7
Added Table 6	7
Changes to Table 8	9
Updated Outline Dimensions	
Changes to Ordering Guide	

#### 7/05-Rev. B to Rev. C

Updated Format	Universal
Changes to Figure 40	
Changes to Ordering Guide	

#### 7/03—Rev. A to Rev. B

#### **Revision 0: Initial Version**

Power-On with $\overline{\text{CLR}}$ Low, $\overline{\text{LDAC}}$ High
Power-On with LDAC Low, CLR High
Loading the DAC and Using the $\overline{\mathrm{CLR}}$ Input
DSG Voltage Range18
Power-On of the AD7834/AD783519
Microprocessor Interfacing
AD7834 to 80C51 Interface 20
AD7834 to 68HC11 Interface 20
AD7834 to ADSP-2101 Interface
AD7834 to DSP56000/DSP56001 Interface
AD7834 to TMS32020/TMS320C25 Interface
Interfacing the AD7835—16-Bit Interface
Interfacing the AD7835—8-Bit Interface
Applications Information
Serial Interface to Multiple AD7834s
Opto-Isolated Interface23
Automated Test Equipment
Power Supply Bypassing and Grounding24
Outline Dimensions
Ordering Guide

### **SPECIFICATIONS**

 $V_{CC} = 5 \text{ V} \pm 5\%; V_{DD} = 15 \text{ V} \pm 5\%; V_{SS} = -15 \text{ V} \pm 5\%; \text{AGND} = \text{DGND} = 0 \text{ V}; T_{A}{}^{1} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ 

Table I.
----------

Parameter	Α	В	S	Unit	Test Conditions/Comments
ACCURACY					
Resolution	14	14	14	Bits	
Relative Accuracy	±2	±1	±2	LSB max	
Differential Nonlinearity	±0.9	±0.9	±0.9	LSB max	Guaranteed monotonic over temperature.
Full-Scale Error					$V_{REF}(+) = +7 V, V_{REF}(-) = -7 V.$
T <sub>MIN</sub> to T <sub>MAX</sub>	±5	±5	±8	mV max	
Zero-Scale Error	±4	±4	±5	mV max	$V_{REF}(+) = +7 V, V_{REF}(-) = -7 V.$
Gain Error	±0.5	±0.5	±0.5	mV typ	$V_{REF}(+) = +7 V, V_{REF}(-) = -7 V.$
Gain Temperature	4	4	4	ppm FSR/°C typ	
Coefficient <sup>2</sup>					
	20	20	20	ppm FSR/°C max	
DC Crosstalk <sup>2</sup>	50	50	50	μV max	See the Terminology section. $R_L = 10 \text{ k}\Omega$ .
REFERENCE INPUTS					
DC Input Resistance	30	30	30	MΩ typ	
Input Current	±1	±1	±1	μA max	Per input.
V <sub>REF</sub> (+) Range	0/8.192	0/8.192	0/8.192	V min/max	
V <sub>REF</sub> (–) Range	-8.192/0	-8.192/0	-8.192/0	V min/max	
$V_{REF}(+) - V_{REF}(-)$	5/14	7/14	5/14	V min/max	For specified performance. Can go as low as 0 V, but performance is not guaranteed.
DEVICE SENSE GROUND INPUTS					
Input Current	±2	±2	±2	μA max	Per input. $V_{DSG} = -2 V$ to $+2 V$ .
DIGITAL INPUTS					
V <sub>INH</sub> , Input High Voltage	2.4	2.4	2.4	V min	
V <sub>INL</sub> , Input Low Voltage	0.8	0.8	0.8	V max	
I <sub>INH</sub> , Input Current	±10	±10	±10	μA max	
•		-	-	•	
C <sub>IN</sub> , Input Capacitance	10	10	10	pF max	
POWER REQUIREMENTS					
V <sub>cc</sub>	5.0	5.0	5.0	V nom	$\pm 5\%$ for specified performance.
VDD	15.0	15.0	15.0	V nom	$\pm 5\%$ for specified performance.
V <sub>ss</sub>	-15.0	-15.0	-15.0	V nom	$\pm 5\%$ for specified performance.
Power Supply Sensitivity					
$\Delta$ Full Scale/ $\Delta$ V <sub>DD</sub>	110	110	110	dB typ	
ΔFull Scale/ΔV <sub>ss</sub>	100	100	100	dB typ	
lcc	0.2	0.2	0.5	mA max	$V_{INH} = V_{CC}, V_{INL} = DGND.$
	3	3	3	mA max	AD7834: $V_{INH} = 2.4 V \text{ min}$ , $V_{INL} = 0.8 V \text{ max}$ .
	6	6	6	mA max	AD7835: $V_{INH} = 2.4 V \text{ min}$ , $V_{INL} = 0.8 V \text{ max}$ .
I <sub>DD</sub>	13	13	15	mA max	AD7834: outputs unloaded.
	15	15	15	mA max	AD7835: outputs unloaded.
lss	13	13	15	mA max	Outputs unloaded.

 $^1$  Temperature range for A, B, and C versions is  $-40^\circ C$  to  $+85^\circ C.$   $^2$  Guaranteed by design.

 $V_{CC} = 5 \text{ V} \pm 5\%; V_{DD} = 12 \text{ V} \pm 5\%; V_{SS} = -12 \text{ V} \pm 5\%; \text{AGND} = \text{DGND} = 0 \text{ V}; T_{A}{}^{1} = T_{MIN} \text{ to } T_{MAX} \text{, unless otherwise noted.}$ 

Table 2.					
Parameter	Α	В	S	Unit	Test Conditions/Comments
ACCURACY					
Resolution	14	14	14	Bits	
Relative Accuracy	±2	±1	±2	LSB max	
Differential Nonlinearity	±0.9	±0.9	±0.9	LSB max	Guaranteed monotonic over temperature.
Full-Scale Error					$V_{REF}(+) = +5 V, V_{REF}(-) = -5 V.$
T <sub>MIN</sub> to T <sub>MAX</sub>	±5	±5	±8	mV max	
Zero-Scale Error	±4	±4	±5	mV max	$V_{REF}(+) = +5 V, V_{REF}(-) = -5 V.$
Gain Error	±0.5	±0.5	±0.5	mV typ	$V_{REF}(+) = +5 V, V_{REF}(-) = -5 V.$
Gain Temperature Coefficient <sup>2</sup>	4	4	4	ppm FSR/°C typ	
	20	20	20	ppm FSR/°C max	
DC Crosstalk <sup>2</sup>	50	50	50	μV max	See the Terminology section. $R_L = 10 \text{ k}\Omega$ .
REFERENCE INPUTS					
DC Input Resistance	30	30	30	MΩ typ	
Input Current	±1	±1	±1	μA max	Per input.
V <sub>REF</sub> (+) Range	0/8.192	0/8.192	0/8.192	V min/max	
V <sub>REF</sub> (–) Range	-5/0	-5/0	-5/0	V min/max	
$V_{REF}(+) - V_{REF}(-)$	5/13.192	7/13.192	5/13.192	V min/max	For specified performance. Can go as low as 0 V, but performance is not guaranteed.
DEVICE SENSE GROUND INPUTS					
Input Current	±2	±2	±2	μA max	Per input. $V_{DSG} = -2 V$ to $+2 V$ .
DIGITAL INPUTS					
V <sub>INH</sub> , Input High Voltage	2.4	2.4	2.4	V min	
V <sub>INL</sub> , Input Low Voltage	0.8	0.8	0.8	V max	
I <sub>INH</sub> , Input Current	±10	±10	±10	μA max	
C <sub>IN</sub> , Input Capacitance	10	10	10	pF max	
POWER REQUIREMENTS					
Vcc	5.0	5.0	5.0	V nom	±5% for specified performance.
V <sub>DD</sub>	15.0	15.0	15.0	V nom	±5% for specified performance.
Vss	-15.0	-15.0	-15.0	V nom	±5% for specified performance.
Power Supply Sensitivity					
ΔFull Scale/ΔV <sub>DD</sub>	110	110	110	dB typ	
ΔFull Scale/ΔVss	100	100	100	dB typ	
lcc	0.2	0.2	0.5	mA max	$V_{INH} = V_{CC}, V_{INL} = DGND.$
	3	3	3	mA max	AD7834: $V_{INH} = 2.4 V \text{ min}$ , $V_{INL} = 0.8 V \text{ max}$ .
	6	6	6	mA max	AD7835: $V_{INH} = 2.4 V \text{ min}$ , $V_{INL} = 0.8 V \text{ max}$ .
I <sub>DD</sub>	13	13	15	mA max	AD7834: outputs unloaded.
	15	15	15	mA max	AD7835: outputs unloaded.
I <sub>SS</sub>	13	13	15	mA max	Outputs unloaded.

 $^1$  Temperature range for A, B, and C versions is  $-40^\circ C$  to  $+85^\circ C.$   $^2$  Guaranteed by design.

#### AC PERFORMANCE CHARACTERISTICS

These characteristics are included for design guidance and are not subject to production testing.

Table 3.					
Parameter	Α	В	S	Unit (typ)	Test Conditions/Comments
DYNAMIC PERFORMANCE					
Output Voltage Settling Time	10	10	10	μs	Full-scale change to $\pm 1/2$ LSB. DAC latch contents alternately loaded with all 0s and all 1s.
Digital-to-Analog Glitch Impulse	120	120	120	nV-s	Measured with $V_{REF}(+) = V_{REF}(-) = 0$ V. DAC latch alternately loaded with all 0s and all 1s.
DC Output Impedance	0.5	0.5	0.5	Ω	See the Terminology section.
Channel-to-Channel Isolation	100	100	100	dB	See the Terminology section; applies to the AD7835 only.
DAC-to-DAC Crosstalk	25	25	25	nV-s	See the Terminology section.
Digital Crosstalk	3	3	3	nV-s	Feedthrough to DAC output under test due to change in digital input code to another converter.
Digital Feedthrough—AD7834	0.2	0.2	0.2	nV-s	Effect of input bus activity on DAC output under test.
Digital Feedthrough—AD7835	1.0	1.0	1.0	nV-s	
Output Noise Spectral Density at 1 kHz	40	40	40	nV/√Hz	All 1s loaded to DAC. $V_{REF}(+) = V_{REF}(-) = 0 V.$


#### **TIMING SPECIFICATIONS**

 $V_{CC}$  = 5 V ± 5%;  $V_{DD}$  = 11.4 V to 15.75 V;  $V_{SS}$  = -11.4 V to -15.75 V; AGND = DGND = 0 V<sup>1</sup>.


Table 4.					
Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description		
AD7834-SPECIFIC					
t <sub>1</sub> <sup>2</sup>	100	ns min	SCLK cycle time		
$t_2^2$	50	ns min	SCLK low		
t <sub>3</sub> <sup>2</sup>	30	ns min	SCLK high time		
t4	30	ns min	FSYNC, PAEN setup time		
t <sub>5</sub>	40	ns min	FSYNC, PAEN hold time		
t <sub>6</sub>	30	ns min	Data setup time		
t7	10	ns min	Data hold time		
t <sub>8</sub>	0	ns min	LDAC to FSYNC setup time		
t9	40	ns min	LDAC to FSYNC hold time		
t <sub>21</sub>	20	ns min	Delay between write operations		
AD7835-SPECIFIC					
t11	15	ns min	A0, A1, A2, BYSHF to CS setup time		
<b>t</b> <sub>12</sub>	15	ns min	A0, A1, A2, $\overline{\text{BYSHF}}$ to $\overline{\text{CS}}$ hold time		
t <sub>13</sub>	0	ns min	CS to WR setup time		
t <sub>14</sub>	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ hold time		
t <sub>15</sub>	40	ns min	WR pulse width		
t <sub>16</sub>	40	ns min	Data setup time		
t <sub>17</sub>	10	ns min	Data hold time		
t <sub>18</sub>	0	ns min	LDAC to CS setup time		
t <sub>19</sub>	0	ns min	CS to LDAC setup time		
t <sub>20</sub>	0	ns min	$\overline{\text{LDAC}}$ to $\overline{\text{CS}}$ hold time		
GENERAL					
t <sub>10</sub>	40	ns min	LDAC, CLR pulse width		

<sup>1</sup> All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of 5 V) and time from a voltage level of 1.6 V.

<sup>2</sup> Rise and fall times should be no longer than 50 ns.







### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up. V<sub>CC</sub> must not exceed V<sub>DD</sub> by more than 0.3 V. If it is possible for this to happen during power supply sequencing, the diode protection scheme shown in Figure 5 can be used to provide protection.

#### Table 5.

Rating
-0.3 V to $+7$ V, or V <sub>DD</sub> $+ 0.3$ V
(whichever is lower)
–0.3 V to +17 V
+0.3 V to –17 V
–0.3 V to +0.3 V
–0.3 V to V <sub>CC</sub> + 0.3 V
–0.3 V to +18 V
$V_{SS} - 0.3 V$ to $V_{DD} + 0.3 V$
$V_{SS} - 0.3 V$ to $V_{DD} + 0.3 V$
$V_{SS} - 0.3 V$ to $V_{DD} + 0.3 V$
$V_{SS} - 0.3 V$ to $V_{DD} + 0.3 V$
–40°C to +85°C
–65°C to +150°C
150°C
$(T_J - T_A)/\Theta_{JA}$
JEDEC Industry Standard
J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 5. Diode Protection

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 6. Thermal Resistance

Package Type	θ」Α	Unit
PDIP	75	°C/W
SOIC	75	°C/W
MQFP	95	°C/W
PLCC	55	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**





Figure 6. AD7834 PDIP and SOIC Pin Configuration

Instruction         Description           1         Vss         Negative Analog Power Supply: -15 V ± 5% or -12 V ± 5%.           2         DSG         Device Sense Ground Input. Used in conjunction with the CLR input for power-on protection of the DAC.s. When CLR is low, the DAC outputs are forced to the potential on the DSG pin.           3         Vmer(-)         Negative Reference Input. The negative reference voltage is referred to AGND.           4         Vmer(+)         Positive Reference Input. The positive reference voltage is referred to AGND.           5, 24, 25, 26, 27         NC         No Connect.           20, 6, 21, 7         Vour1 to Vour4         DAC Outputs.           9         Vcc         Logic Power Supply: 5 V ± 5%.           10         SCLK         Clock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.           11         DIN         Serial Data Input.         Package Address Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.           17         PAEN         Package Address Inputs. These input end the same data into the send address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.           18         FSYNC         Frame Sync Input. Active low logic input used, in conju		Pin Function Descr	
2     DSG     Device Sense Ground Input. Used in conjunction with the CLR input for power-on protection of the DACs. When CLR is low, the DAC outputs are forced to the potential on the DSG pin.       3     VREF(-)     Negative Reference Input. The negative reference voltage is referred to AGND.       4     VREF(+)     Positive Reference Input. The positive reference voltage is referred to AGND.       5     24, 25, 26, 27     NC     No Connect.       22, 6, 21, 7     Vour1 to Vour4     DAC Outputs.       8     DGND     Digital Ground.       9     Vcc     Logic Power Supply: 5 V ± 5%.       10     SCLK     Clock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.       11     DIN     Serial Data Input.       12,13,14,15,16     PA0 to PA4     Package Address Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.       17     PAEN     Package Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data astream and loads the serial data expected after the falling edge of this signal.       18     FSYNC     Frame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.       19     LDAC     Load DAC Input (Level	Pin No.	Pin Mnemonic	Description
3Unit<	1	Vss	Negative Analog Power Supply: $-15 V \pm 5\%$ or $-12 V \pm 5\%$ .
3       Vner(-)       Negative Reference Input. The negative reference voltage is referred to AGND.         4       Vner(+)       Positive Reference Input. The positive reference voltage is referred to AGND.         5, 24, 25, 26, 27       NC       No Connect.         22, 6, 21, 7       Vour1 to Vour4       DAC Outputs.         8       DGND       Digital Ground.         9       Vcc       Logic Power Supply: 5 V ± 5%.         10       SCLK       Clock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.         11       DIN       Serial Data Input.         12,13,14,15,16       PA0 to PA4       Package Address Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.         17       PAEN       Package Address Inputs. These input sequery but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.         18       FSYNC       Frame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.         19       LDAC       Load DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintain	2	DSG	Device Sense Ground Input. Used in conjunction with the CLR input for power-on protection of
4VREF(+)Positive Reference Input. The positive reference voltage is referred to AGND.5, 24, 25, 26, 27NCNo Connect.22, 6, 21, 7Vour1 to Vour4DAC Outputs.8DGNDDigital Ground.9VccLogic Power Supply: 5 V ± 5%.10SCLKClock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.11DINSerial Data Input.12,13,14,15,16PA0 to PA4Package Addresse Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.17PAENPackage Addresse Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.18FSYNCFrame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.19LDACLoad DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the exprected pact the externally set potential on the DSG potential until LDAC is brought low. When LDAC is brought low.			the DACs. When $\overline{\text{CLR}}$ is low, the DAC outputs are forced to the potential on the DSG pin.
5, 24, 25, 26, 27       NC       No Connect.         22, 6, 21, 7       Vour1 to Vour4       DAC Outputs.         8       DGND       Digital Ground.         9       Vcc       Logic Power Supply: 5 V ± 5%.         10       SCLK       Clock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.         11       DIN       Serial Data Input.         12,13,14,15,16       PA0 to PA4       Package Address Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.         17       PAEN       Package Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the Same Channel in each package.         18       FSYNC       Frame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.         19       LDAC       Load DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input	3	V <sub>REF</sub> (–)	Negative Reference Input. The negative reference voltage is referred to AGND.
22, 6, 21, 7       Vour1 to Vour4       DAC Outputs.         8       DGND       Digital Ground.         9       Vcc       Logic Power Supply: 5 V ± 5%.         10       SCLK       Clock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.         11       DIN       Serial Data Input.         12,13,14,15,16       PA0 to PA4       Package Address Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.         17       PAEN       Package Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.         18       FSYNC       Frame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.         19       LDAC       Load DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into the irrespective DAC latches, updating all of the analog outputs. Subsequently, when LDA	4	V <sub>REF</sub> (+)	Positive Reference Input. The positive reference voltage is referred to AGND.
8DGNDDigital Ground.9V <sub>cc</sub> Logic Power Supply: 5 V ± 5%.10SCLKClock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.11DINSerial Data Input.12,13,14,15,16PA0 to PA4Package Address Inputs. These inputs are hardwired high (V <sub>cc</sub> ) or low (DGND) to assign dedicated package addresses in a multipackage environment.17PAENPackage Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.18FSYNCFrame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.19LDACLoad DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs simultaneously.20CLRAsynchronous Clear Input (Level Sensitive, Active Low). When TDAC is brought low, when LDAC is brought low, When LDAC is brought low. When LDAC is brought low. When LDAC is brought low, flow, signal outputs remain at the DSG potential until LDAC is brought low. When LDA	5, 24, 25, 26, 27	NC	No Connect.
9       V <sub>cc</sub> Logic Power Supply: 5 V ± 5%.         10       SCLK       Clock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.         11       DIN       Serial Data Input.         12,13,14,15,16       PA0 to PA4       Package Address Inputs. These inputs are hardwired high (V <sub>cc</sub> ) or low (DGND) to assign dedicated package addresses in a multipackage environment.         17       PAEN       Package Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.         18       FSYNC       Frame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.         19       LDAC       Load DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs ismultaneously.         20       CLR       Asynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, eignal outputs are switched to the e	22, 6, 21, 7	V <sub>OUT</sub> 1 to V <sub>OUT</sub> 4	DAC Outputs.
10SCLKClock Input. Used for writing data to the device; data is clocked into the input register on the falling edge of SCLK.11DINSerial Data Input.12,13,14,15,16PA0 to PA4Package Address Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.17PAENPackage Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.18FSYNCFrame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.19LDACLoad DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC latches, updating all of the analog outputs simultaneously.20CLRAsynchronous Clear Input (Level Sensitive, Active Low). When this input signal outputs are switched to the externally set potential on the DSG pin. When CLR is brought low, all analog outputs are switched to the externally set potential on the DSG pin. When CLR is brought low, signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low.	8	DGND	Digital Ground.
falling edge of SCLK.11DIN12,13,14,15,16PA0 to PA412,13,14,15,16PA0 to PA417PAEN17PAEN18FSYNC18FSYNC19LDAC19LDAC10CLR20CLR20CLR20CLR20CLR21CLR21CLR23Signal outputs remain at the DSG potential until LDAC is brought low, all analog outputs remain at the DSG potential until LDAC is brought low, all analog outputs remain at the DSG potential until LDAC is brought low, when LDAC is brought low, all analog outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low, When LDAC is	9	V <sub>cc</sub>	Logic Power Supply: 5 V $\pm$ 5%.
12,13,14,15,16PA0 to PA4Package Address Inputs. These inputs are hardwired high (Vcc) or low (DGND) to assign dedicated package addresses in a multipackage environment.17PAENPackage Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.18FSYNCFrame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal.19LDACLoad DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs simultaneously.20CLRAsynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, all analog outputs are switched to the externally set potential on the DSG pin. When CLR is brought low, the signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low, the signal outputs remain at the DSG potential until LDAC is brought low.	10	SCLK	
17PAENpackage addresses in a multipackage environment.17PAENPackage Address Enable Input. When low, this input allows normal operation of the device. When high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.18FSYNCFrame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal. The contents of the 24-bit serial-to-parallel input register are transferred on the rising edge of this signal.19LDACLoad DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs ismultaneously.20CLRAsynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, all analog outputs are switched to the externally set potential on the DSG pin. When CLR is brought high, the signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low,	11	DIN	Serial Data Input.
18FSYNChigh, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package.18FSYNCFrame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device with serial data expected after the falling edge of this signal. The contents of the 24-bit serial-to-parallel input register are transferred on the rising edge of this signal.19LDACLoad DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs simultaneously.20CLRAsynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, all analog outputs are switched to the externally set potential on the DSG pin. When CLR is brought high, the signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low,	12,13,14,15,16	PA0 to PA4	
19LDACLoad DAC Input (Level Sensitive). This input signal, in conjunction with the FSYNC input signal, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs simultaneously.20CLRAsynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, all analog outputs are switched to the externally set potential on the DSG pin. When CLR is brought high, the signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low,	17	PAEN	high, the device ignores the package address, but not the channel address, in the serial data stream and loads the serial data into the input registers. This feature is useful in a multipackage
20       CLR       determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating all of the analog outputs simultaneously.         20       CLR       Asynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, all analog outputs are switched to the externally set potential on the DSG pin. When CLR is brought high, the signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low,	18	FSYNC	the device with serial data expected after the falling edge of this signal. The contents of the 24-bit
outputs are switched to the externally set potential on the DSG pin. When CLR is brought high, the signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low,	19	IDAC	determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred
the analog outputs are switched back to reflect their individual DAC output levels. As long as CLR remains low, the LDAC signals are ignored, and the signal outputs remain switched to the potential on the DSG pin.	20	CLR	Asynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, all analog outputs are switched to the externally set potential on the DSG pin. When CLR is brought high, the signal outputs remain at the DSG potential until LDAC is brought low. When LDAC is brought low, the analog outputs are switched back to reflect their individual DAC output levels. As long as CLR remains low, the LDAC signals are ignored, and the signal outputs remain switched to the
23 $V_{DD}$ Positive Analog Power Supply: 15 V ± 5% or 12 V ± 5%.	23	V <sub>DD</sub>	Positive Analog Power Supply: $15 V \pm 5\%$ or $12 V \pm 5\%$ .
28 AGND Analog Ground.	28	AGND	

Table 7. AD7834 Pin Function Descriptions



Pin No. MQFP	Pin No. PLCC	Pin Mnemonic	Description
1, 5, 33, 34, 37, 41, 44	3, 6, 7, 11, 39, 40, 43	NC	No Connect.
2	8	DSGA	Device Sense Ground A Input. Used in conjunction with the $\overline{\text{CLR}}$ input for power-on protection of the DACs. When $\overline{\text{CLR}}$ is low, DAC outputs $V_{\text{OUT}}$ 1 and $V_{\text{OUT}}$ 2 are forced to the potential on the DSGA pin.
3, 4, 31, 30	9, 10, 37, 36	Vout1 to Vout4	DAC Outputs.
8, 7, 6	14, 13, 12	A0, A1, A2	Address Inputs. A0 and A1 are decoded to select one of the four input latches for a data transfer. A2 is used to select all four DACs simultaneously.
9 10	15 16	CLR	Asynchronous Clear Input (Level Sensitive, Active Low). When this input is brought low, all analog outputs are switched to the externally set potentials on the DSG pins (Vour1 and Vour2 follow DSGA, and Vour3 and Vour4 follow DSGB). When CLR is brought high, the signal outputs remain at the DSG potentials until LDAC is brought low. When LDAC is brought low, the analog outputs are switched back to reflect their individual DAC output levels. As long as CLR remains low, the LDAC signals are ignored, and the signal outputs remain switched to the potential on the DSG pins. Load DAC Input (Level Sensitive). This input signal, in conjunction with the WR and CS input signals, determines how the analog outputs are updated. If LDAC is maintained high while new data is being loaded into the device's input registers, no change occurs
			on the analog outputs. Subsequently, when LDAC is brought low, the contents of all four input registers are transferred into their respective DAC latches, updating the analog outputs simultaneously. Alternatively, if LDAC is brought low while new data is being entered, the addressed DAC latch and corresponding analog output are updated immediately on the rising edge of WR.
11	17	BYSHF	Byte Shift Input. When low, it shifts the data on DB0 to DB7 into the DB8 to DB13 half of the input register.
12	18	<u>cs</u>	Level-Triggered Chip Select Input (Active Low). The device is selected when this input is low.
13	19	WR	Level-Triggered Write Input (Active Low). When active, it is used in conjunction with $\overline{CS}$ to write data over the input databus.
14	20	Vcc	Logic Power Supply: $5 V \pm 5\%$ .
15	21	DGND	Digital Ground.

Pin No. MQFP	Pin No. PLCC	Pin Mnemonic	Description
16 to 29	22 to 35	DB0 to DB13	Parallel Data Inputs. The AD7835 can accept a straight 14-bit parallel word on DB0 to DB13, where DB13 is the MSB and the BYSHF input is hardwired to a logic high.
			Alternatively for byte loading, the bottom eight data inputs, DB0 to DB7, are used for data loading, and the top six data inputs, DB8 to DB13, should be hardwired to a logic low. The BYSHF control input selects whether 8 LSBs or 6 MSBs of data are being loaded into the device.
32	38	DSGB	Device Sense Ground B Input. Used in conjunction with the $\overline{\text{CLR}}$ input for power-on protection of the DACs. When $\overline{\text{CLR}}$ is low, DAC outputs V <sub>OUT</sub> 3 and V <sub>OUT</sub> 4 are forced to the potential on the DSGB pin.
36, 35	42, 41	$V_{REF}(+)B, V_{REF}(-)B$	Reference Inputs for DACs 3 and 4. These reference voltages are referred to AGND.
38	44	AGND	Analog Ground.
39	1	V <sub>DD</sub>	Positive Analog Power Supply: $15 V \pm 5\%$ or $12 V \pm 5\%$ .
40	2	Vss	Negative Analog Power Supply: $-15$ V $\pm$ 5% or $-12$ V $\pm$ 5%.
42, 43	4, 5	$V_{REF}(+)A, V_{REF}(-)A$	Reference Inputs for DAC 1 and DAC 2. These reference voltages are referred to AGND.

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 9. Typical INL Plot




Figure 10. Typical DNL Plot




Figure 11. Typical INL vs.  $V_{REF}(+)$ ,  $V_{REF}(-) = -6 V$ 




Figure 12. Typical INL vs.  $V_{REF}(+)$ ,  $V_{REF}(+) - V_{REF}(-) = 5 V$ 




Figure 13. Typical INL vs. Temperature





Figure 14. Typical DAC-to-DAC Matching








Figure 16. Settling Time(+)




Figure 17. Settling Time(-)

### TERMINOLOGY

#### **Relative Accuracy**

Relative accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error. It is normally expressed in LSBs or as a percentage of full-scale reading.

#### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

#### DC Crosstalk

Although the common input reference (IR) voltage signals are internally buffered, small IR drops in individual DAC reference inputs across the die mean that an update to one channel produces a dc output change in one or more channel outputs.

The four DAC outputs are buffered by op amps sharing common  $V_{DD}$  and  $V_{SS}$  power supplies. If the dc load current changes in one channel due to an update, a further dc change occurs in one or more of the channel outputs. This effect is most obvious at high load currents and is reduced as the load currents are reduced. With high impedance loads, the effect is virtually unmeasurable.

#### **Output Voltage Settling Time**

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change.

#### Digital-to-Analog Glitch Impulse

This is the amount of charge injected into the analog output when the inputs change state. It is specified as the area of the glitch in nV-secs. It is measured with the reference inputs connected to 0 V and the digital inputs toggled between all 1s and all 0s.

#### **Channel-to-Channel Isolation**

Channel-to-channel isolation refers to the proportion of input signal from the reference input of one DAC that appears at the output of the other DAC. It is expressed in decibels (dB). The AD7834 has no specification for channel-to-channel isolation because it has one reference for all DACs. Channel-to-channel isolation is specified for the AD7835.

#### DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is defined as the glitch impulse that appears at the output of one converter due to both the digital change and the subsequent analog output (O/P) change at another converter. It is specified in nV-secs.

#### **Digital Crosstalk**

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the digital crosstalk and is specified in nV-secs.

#### **Digital Feedthrough**

When the device is not selected, high frequency logic activity on its digital inputs can be capacitively coupled both across and through the device to show up as noise on the  $V_{OUT}$  pins. This noise is digital feedthrough.

#### DC Output Impedance

DC output impedance is the effective output source resistance. It is dominated by package lead resistance.

#### **Full-Scale Error**

Full-scale error is the error in DAC output voltage when all 1s are loaded into the DAC latch. Ideally, the output voltage, with all 1s loaded into the DAC latch, should be  $V_{REF}(+) - 1$  LSB. Full-scale error does not include zero-scale error.

#### Zero-Scale Error

Zero-scale error is the error in the DAC output voltage when all 0s are loaded into the DAC latch. Ideally, the output voltage, with all 0s in the DAC latch, is equal to  $V_{REF}(-)$ . Zero-scale error is due mainly to offsets in the output amplifier.

#### **Gain Error**

Gain error is defined as (full-scale error) – (zero-scale error).

# THEORY OF OPERATION DAC ARCHITECTURE

Each channel consists of a segmented 14-bit R-2R voltage-mode DAC. The full-scale output voltage range is equal to the entire reference span of  $V_{REF}(+) - V_{REF}(-)$ . The DAC coding is straight binary; all 0s produce an output of  $V_{REF}(-)$ ; all 1s produce an output of  $V_{REF}(+) - 1$  LSB.

The analog output voltage of each DAC channel reflects the contents of its own DAC latch. Data is transferred from the external bus to the input register of each DAC latch on a per channel basis. The AD7835 has a feature whereby the A2 pin data can be transferred from the input databus to all four input registers simultaneously.

Bringing the  $\overline{\text{CLR}}$  line low switches all the signal outputs, V<sub>OUT</sub>1 to V<sub>OUT</sub>4, to the voltage level on the DSG pin. The signal outputs are held at this level after the removal of the  $\overline{\text{CLR}}$  signal and do not switch back to the DAC outputs until the  $\overline{\text{LDAC}}$  signal is exercised.

#### DATA LOADING—AD7834 SERIAL INPUT DEVICE

A write operation transfers 24 bits of data to the AD7834. The first 8 bits are control data and the remaining 16 bits are DAC data (see Figure 18). The control data identifies the DAC channel to be updated with new data and which of 32 possible packages the DAC resides in. In any communication with the device, the first 8 bits must always be control data.

The DAC output voltages, V<sub>OUT</sub>1 to V<sub>OUT</sub>4, can be updated to reflect new data in the DAC input registers in one of two ways. The first method normally keeps  $\overline{\text{LDAC}}$  high and only pulses  $\overline{\text{LDAC}}$  low momentarily to update all DAC latches simultaneously with the contents of their respective input registers. The second method ties  $\overline{\text{LDAC}}$  low and channel updating occurs on a per channel basis after new data has been clocked into the AD7834. With  $\overline{\text{LDAC}}$  low, the rising edge of  $\overline{\text{FSYNC}}$  transfers the new data directly into the DAC latch, updating the analog output voltage.

Data being shifted into the AD7834 enters a 24-bit long shift register. If more than 24 bits are clocked in before FSYNC goes high, the last 24 bits transmitted are used as the control data and DAC data.

Individual bit functions are shown in Figure 18.

#### D23

D23 determines whether the following 23 bits of address and data should be used or ignored. This is effectively a software chip select bit. D23 is the first bit to be transmitted in the 24-bit long word.

#### Table 9. D23 Control

D23	Control Function
0	Ignore the following 23 bits of information.
1	Use the following 23 bits of address and data as normal.

#### D22 and D21

D22 and D21 are decoded to select one of the four DAC channels within a device, as shown in Table 10.

#### Table 10. D22, D21 Control

D22	D21	Control Function	
0	0	Select Channel 1	
0	1	Select Channel 2	
1	0	Select Channel 3	
1	1	Select Channel 4	

#### D20 to D16

D20 and D16 determine the package address. The five address bits allow up to 32 separate packages to be individually decoded. Successful decoding is accomplished when these five bits match up with the five hardwired pins on the physical package.

#### D15 to D0

D15 and D0 provide DAC data to be loaded into the identified DAC input register. This data must have two leading 0s followed by 14 bits of data, MSB first. The MSB is in location D13 of the 24-bit data stream.

## DATA LOADING—AD7835 PARALLEL LOADING DEVICE

Data is loaded into the AD7835 in either straight 14-bit wide words or in two 8-bit bytes.

In systems that transfer 14-bit wide data, the  $\overline{\text{BYSHF}}$  input should be hardwired to V<sub>CC</sub>. This sets up the AD7835 as a straight 14-bit parallel-loading DAC.

In 8-bit bus systems where it is required to transfer data in two bytes, it is necessary to have the BYSHF input under logic control. In such a system, the top six pins of the device databus, DB8 to DB13, must be hardwired to DGND. New low byte data is loaded into the lower eight places of the selected input register by carrying out a write operation while holding BYSHF high. A second write operation is subsequently executed with BYSHF low and the 6 MSBs on the DB0 to DB5 inputs (DB5 = MSB).




Figure 18. Bit Assignments for 24-Bit Data Stream of AD7834

When 14-bit transfers are being used, the DAC output voltages,  $V_{OUT}1$  to  $V_{OUT}4$ , can be updated to reflect new data in the DAC input registers in one of two ways. The first method normally keeps LDAC high and only pulses LDAC low momentarily to update all DAC latches simultaneously with the contents of their respective input registers. The second method ties LDAC low, and channel updating occurs on a per channel basis after new data is loaded to an input register.

To avoid the DAC output going to an intermediate value during a 2-byte transfer,  $\overline{\text{LDAC}}$  should not be tied low permanently but should be held high until the two bytes are written to the input register. When the selected input register has been loaded with the two bytes,  $\overline{\text{LDAC}}$  should then be pulsed low to update the DAC latch and, consequently, perform the digital-to-analog conversion.

In many applications, it may be acceptable to allow the DAC output to go to an intermediate value during a 2-byte transfer. In such applications,  $\overrightarrow{\text{LDAC}}$  can be tied low, thus using one less control line.

The actual DAC input register that is being written to is determined by the logic levels present on the device address lines, as shown in Table 11.


Table 11.	AD7835-	Address	Line	Truth	Table

Tuble 11: 11D/055 Mulless Elite 11util Tuble						
A2	A1	A0	DAC Selected			
0	0	0	DAC 1			
0	0	1	DAC 2			
0	1	0	DAC 3			
0	1	1	DAC 4			
1	Х	Х	All DACs selected			

#### UNIPOLAR CONFIGURATION

Figure 19 shows the AD7834/AD7835 in the unipolar binary circuit configuration. The  $V_{REF}(+)$  input of the DAC is driven by the AD586, a 5 V reference.  $V_{REF}(-)$  is tied to ground. Table 12

gives the code table for unipolar operation of the AD7834/ AD7835.



Offset and gain can be adjusted in Figure 19 as follows:

- To adjust offset, disconnect the  $V_{REF}(-)$  input from 0 V, load the DAC with all 0s, and adjust the  $V_{REF}(-)$  voltage until  $V_{OUT} = 0$  V.
- To adjust gain, load the AD7834/AD7835 with all 1s and adjust R1 until V<sub>OUT</sub> = 5 V(16383/16384) = 4.999695 V.

Many circuits do not require these offset and gain adjustments. In these circuits, R1 can be omitted. Pin 5 of the AD586 can be left open circuit, and Pin 2 ( $V_{REF}(-)$ ) of the AD7834/AD7835 is tied to 0 V.

#### Table 12. Code Table for Unipolar Operation<sup>1, 2</sup>

Bina	ary Numb			
MSB			LSB	Analog Output (Vout)
11	1111	1111	1111	V <sub>REF</sub> (16383/16384) V
10	0000	0000	0000	V <sub>REF</sub> (8192/16384) V
01	1111	1111	1111	V <sub>REF</sub> (8191/16384) V
00	0000	0000	0001	V <sub>REF</sub> (1/16384) V
00	0000	0000	0000	0 V

 $^{1}$  V<sub>REF</sub> = V<sub>REF</sub>(+); VREF(-) = 0 V for unipolar operation.

 $^{2}$  For V<sub>REF</sub>(+) = 5 V, 1 LSB = 5 V/2<sup>14</sup> = 5 V/16384 = 305  $\mu$ V.

#### **BIPOLAR CONFIGURATION**




Figure 20. Bipolar ±5 V Operation

Figure 20 shows the AD7834/AD7835 setup for  $\pm 5$  V operation. The AD588 provides precision  $\pm 5$  V tracking outputs that are fed to the V<sub>REF</sub>(+) and V<sub>REF</sub>(-) inputs of the AD7834/AD7835. The code table for bipolar operation of the AD7834/AD7835 is shown in Table 13.

#### Table 13. Code Table for Bipolar Operation<sup>1, 2</sup>

Binar	y Numb	er in DA	C Latch	
MSB			LSB	Analog Output (Vout)
11	1111	1111	1111	V <sub>REF</sub> (-) + V <sub>REF</sub> (16383/16384) V
10	0000	0000	0001	V <sub>REF</sub> (-) + V <sub>REF</sub> (8193/16384) V
10	0000	0000	0000	V <sub>REF</sub> (-) + V <sub>REF</sub> (8192/16384) V
01	1111	1111	1111	V <sub>REF</sub> (-) + V <sub>REF</sub> (8191/16384) V
00	0000	0000	0001	V <sub>REF</sub> (-) + V <sub>REF</sub> (1/16384) V
00	0000	0000	0000	V <sub>REF</sub> (–) V

 $^{1}$  V<sub>REF</sub> = V<sub>REF</sub>(+) - V<sub>REF</sub>(-).

 $^2$  For  $V_{REF}(+) = +5$  V and  $V_{REF}(-) = -5$  V, 1 LSB = 10 V/2  $^{14}$  = 10 V/16384 = 610  $\mu V.$ 

In Figure 20, full-scale and bipolar zero adjustments are provided by varying the gain and balance on the AD588. R2 varies the gain on the AD588 while R3 adjusts the offset of both the +5 V and -5 V outputs together with respect to ground.

For bipolar-zero adjustment, the DAC is loaded with  $1000 \dots 0000$  and R3 is adjusted until  $V_{OUT} = 0$  V. Full scale is adjusted by loading the DAC with all 1s and adjusting R2 until  $V_{OUT} = 5(8191/8192)$  V = 4.99939 V.

When bipolar zero and full-scale adjustment are not needed, R2 and R3 are omitted. Pin 12 on the AD588 should be connected to Pin 11, and Pin 5 should be left floating.

### **CONTROLLED POWER-ON OF THE OUTPUT STAGE**

A block diagram of the output stage of the AD7834/AD7835 is shown in Figure 21. It is capable of driving a load of 10 k $\Omega$  in parallel with 200 pF. G<sub>1</sub> to G<sub>6</sub> are transmission gates used to control the power-on voltage present at V<sub>OUT</sub>. G<sub>1</sub> and G<sub>2</sub> are also used in conjunction with the CLR input to set V<sub>OUT</sub> to the userdefined voltage present at the DSG pin.





Figure 21. Block Diagram of AD7834/AD7835 Output Stage

#### POWER-ON WITH CLR LOW, LDAC HIGH

The output stage of the AD7834/AD7835 is designed to allow output stability during power-on. If  $\overline{\text{CLR}}$  is kept low during power-on, and power is applied to the part, G<sub>1</sub>, G<sub>4</sub>, and G<sub>6</sub> are open while G<sub>2</sub>, G<sub>3</sub>, and G<sub>5</sub> are closed (see Figure 22).





 $V_{OUT}$  is kept within a few hundred millivolts of DSG via G<sub>5</sub> and R. R is a thin-film resistor between DSG and  $V_{OUT}$ . The output amplifier is connected as a unity gain buffer via G<sub>3</sub>, and the DSG voltage is applied to the buffer input via G<sub>2</sub>. The amplifier output is thus at the same voltage as the DSG pin. The output stage remains configured as in Figure 22 until the voltage at  $V_{DD}$  and  $V_{SS}$  reaches approximately ±10 V. At this point, the output amplifier has enough headroom to handle signals at its input and has also had time to settle. The internal power-on circuitry opens G<sub>3</sub> and G<sub>5</sub> and closes G<sub>4</sub> and G<sub>6</sub> (see Figure 23). As a result, the output amplifier is connected in unity gain mode via G<sub>4</sub> and G<sub>6</sub>. The DSG voltage is still applied to the noninverting input via G<sub>2</sub>. This voltage appears at  $V_{OUT}$ .




Figure 23. Output Stage with  $V_{DD} > 10$  V and  $\overline{CLR}$  Low

 $V_{\rm OUT}$  is disconnected from the DSG pin by the opening of  $G_5$  but tracks the voltage present at DSG via the unity gain buffer.

#### POWER-ON WITH LDAC LOW, CLR HIGH

In many applications of the AD7834/AD7835,  $\overline{\text{LDAC}}$  is kept continuously low, updating the DAC after each valid data transfer. If  $\overline{\text{LDAC}}$  is low when power is applied, G<sub>1</sub> is closed and G<sub>2</sub> is open, connecting the output of the DAC to the input of the output amplifier. G<sub>3</sub> and G<sub>5</sub> are closed and G<sub>4</sub> and G<sub>6</sub> are open, connecting the amplifier as a unity gain buffer, as before. V<sub>OUT</sub> is connected to DSG via G<sub>5</sub> and R (a thin-film resistance between DSG and V<sub>OUT</sub>) until V<sub>DD</sub> and V<sub>SS</sub> reach approximately ±10 V. Then, the internal power-on circuitry opens G<sub>3</sub> and G<sub>5</sub> and closes G<sub>4</sub> and G<sub>6</sub>. This is the situation shown in Figure 24. At this point, V<sub>OUT</sub> is at the same voltage as the DAC output.




Figure 24. Output Stage with LDAC Low

#### LOADING THE DAC AND USING THE CLR INPUT

When  $\overline{\text{LDAC}}$  goes low, it closes  $G_1$  and opens  $G_2$  as in Figure 24. The voltage at  $V_{OUT}$  now follows the voltage present at the output of the DAC. The output stage remains connected in this manner until a  $\overline{\text{CLR}}$  signal is applied. Then, the situation reverts (see Figure 23). Once again,  $V_{OUT}$  remains at the same voltage as DSG until  $\overline{\text{LDAC}}$  goes low. This reconnects the DAC output to the unity gain buffer.

#### **DSG VOLTAGE RANGE**

During power-on, the  $V_{OUT}$  pins of the AD7834/AD7835 are connected to the relevant DSG pins via G<sub>6</sub> and the thin-film resistor, R. The DSG potential must obey the maximum ratings at all times. Thus, the voltage at DSG must always be within the range  $V_{SS} - 0.3$  V to  $V_{DD} + 0.3$  V. However, to keep the voltages at the  $V_{OUT}$  pins of the AD7834/AD7835 within ±2 V of the relevant DSG potential during power-on, the voltage applied to DSG should also be kept within the range AGND – 2 V to AGND + 2 V. Once the AD7834/AD7835 have powered on and the on-chip amplifiers have settled, the situation is as shown in Figure 23. Any voltage subsequently applied to the DSG pin is buffered by the same amplifier that buffers the DAC output voltage in normal operation. Thus, for specified operations, the maximum voltage applied to the DSG pin increases to the maximum allowable  $V_{REF}(+)$  voltage, and the minimum voltage applied to DSG is the minimum  $V_{REF}(-)$  voltage. After the AD7834 or AD7835 has fully powered on, the outputs can track any DSG voltage within this minimum/maximum range.

### POWER-ON OF THE AD7834/AD7835

Power is normally applied to the AD7834/AD7835 in the following sequence: first  $V_{DD}$  and  $V_{SS}$ , then  $V_{CC}$ , and then  $V_{REF}(+)$  and  $V_{REF}(-)$ . The  $V_{REF}$  pins are not allowed to float when power is applied to the part.  $V_{REF}(+)$  is not allowed to go below  $V_{REF}(-) - 0.3 \text{ V}$ .  $V_{REF}(-)$  is not allowed to go below  $V_{SS} - 0.3 \text{ V}$ .  $V_{DD}$  is not allowed to go below  $V_{CC} - 0.3 \text{ V}$ .

In some systems, it is necessary to introduce one or more Schottky diodes between pins to prevent the above situations arising at power-on. These diodes are shown in Figure 25. However, in most systems, with careful consideration given to power supply sequencing, the above rules are adhered to, and protection diodes are not necessary.




Figure 25. Power-On Protection

### MICROPROCESSOR INTERFACING Ad7834 to 80c51 interface

A serial interface between the AD7834 and the 80C51 microcontroller is shown in Figure 26. TXD of the 80C51 drives SCLK of the AD7834, while RXD drives the serial data line of the part.

The 80C51 provides the LSB of its SBUF register as the first bit in the serial data stream. The AD7834 expects the MSB of the 24-bit write first. Therefore, the user has to ensure that data in the SBUF register is arranged correctly so the data is received MSB first by the AD7834/AD7835. When data is to be transmitted to the part, P3.3 is taken low. Data on RXD is valid on the falling edge of TXD. The 80C51 transmits its data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7834, P3.3 is left low after the first 8 bits are transferred. A second byte is then transferred, with P3.3 still kept low. After the third byte has been transferred, the P3.3 line is taken high.




Figure 26. AD7834 to 80C51 Interface

 $\overline{\text{LDAC}}$  and  $\overline{\text{CLR}}$  on the AD7834 are also controlled by 80C51 port outputs. The user can bring  $\overline{\text{LDAC}}$  low after every three bytes have been transmitted to update the DAC, which has been programmed. Alternatively, it is possible to wait until all the input registers have been loaded (12-byte transmits) and then update the DAC outputs.

#### AD7834 TO 68HC11 INTERFACE

Figure 27 shows a serial interface between the AD7834 and the 68HC11 microcontroller. SCK of the 68HC11 drives SCLK of the AD7834, while the MOSI output drives the serial data line, DIN, of the AD7834. The FSYNC signal is derived from Port Line PC7.

For correct operation of this interface, the 68HC11 should be configured so that its CPOL bit is 0 and its CPHA bit is 1. When data is to be transferred to the part, PC7 is taken low. When the 68HC11 is configured like this, data on MOSI is valid on the falling edge of SCK. The 68HC11 transmits its serial data in 8-bit bytes, MSB first. The AD7834 also expects the MSB of the 24-bit write first. Eight falling clock edges occur in the transmit cycle. To load data to the AD7834, PC7 is left low after the first eight bits are transferred. A second byte of data is then transmitted serially to the AD7834. Then, a third byte is transmitted and, when this transfer is complete, the PC7 line is taken high.




Figure 27. AD7834 to 68HC11 Interface

In Figure 27, LDAC and CLR are controlled by the PC6 and PC5 port outputs, respectively. As with the 80C51, each DAC of the AD7834 can be updated after each 3-byte transfer, or all DACs can be simultaneously updated after 12 bytes are transferred.

#### AD7834 TO ADSP-2101 INTERFACE

An interface between the AD7834 and the ADSP-2101 is shown in Figure 28. In the interface shown, SPORT0 is used to transfer data to the part. SPORT1 is configured for alternate functions. FO, the flag output on SPORT0, is connected to  $\overline{\text{LDAC}}$  and is used to load the DAC latches. In this way, data is transferred from the ADSP-2101 to all the input registers in the DAC, and the DAC latches are updated simultaneously. In the application shown, the  $\overline{\text{CLR}}$  pin on the AD7834 is controlled by circuitry that monitors the power in the system.




Figure 28. AD7834 to ADSP-2101 Interface

The AD7834 requires 24 bits of serial data framed by a single FSYNC pulse. It is necessary that this FSYNC pulse stay low until all the data is transferred. This can be provided by the ADSP-2101 in one of two ways. Both require setting the serial word length of the SPORT to 12 bits, with the following conditions: internal SCLK, alternate framing mode, and active low framing signal.

First, data can be transferred using the autobuffering feature of the ADSP-2101, sending two 12-bit words directly after each other. This ensures a continuous transmit frame synchronization (TFS) pulse. Second, the first data word is loaded to the serial port, the subsequent generated interrupt is trapped, and then the second data word is sent immediately after the first. Again, this produces a continuous TFS pulse that frames the 24 data bits.

#### AD7834 TO DSP56000/DSP56001 INTERFACE

Figure 29 shows a serial interface between the AD7834 and the DSP56000/DSP56001. The serial port is configured for a word length of 24 bits, gated clock, and FSL0 and FSL1 control bits each set to 0. Normal mode synchronous operation is selected, which allows the use of SC0 and SC1 as outputs controlling  $\overline{\text{CLR}}$  and  $\overline{\text{LDAC}}$ , respectively. The framing signal on SC2 has to be inverted before being applied to  $\overline{\text{FSYNC}}$ . SCK is internally generated on the DSP56000/DSP56001 and is applied to SCLK on the AD7834. Data from the DSP56000/DSP56001 is valid on the falling edge of SCK.




Figure 29. AD7834 to DSP56000/DSP56001 Interface

#### AD7834 TO TMS32020/TMS320C25 INTERFACE

A serial interface between the AD7834 and the TMS32020/ TMS320C25 DSP processor is shown in Figure 30. The CLKX and FSX signals for the TMS32020/TMS32025 are generated using an external clock/timer circuit. The CLKX and FSX pins are configured as inputs. The TMS32020/TMS320C25 are set up for an 8-bit serial data length. Data can then be written to the AD7834 by writing three bytes to the serial port of the TMS32020/TMS320C25. In the configuration shown in Figure 30, the CLR input on the AD7834 is controlled by the XF output on the TMS32020/TMS320C25. The clock/timer circuit controls the LDAC input on the AD7834. Alternatively, LDAC can also be tied to ground to allow automatic update of the DAC latches after each transfer.





Figure 30. AD7834 to TMS32020/TMS320C25 Interface

#### INTERFACING THE AD7835—16-BIT INTERFACE

The AD7835 can be interfaced to a variety of microcontrollers or DSP processors, both 8-bit and 16-bit. Figure 31 shows the AD7835 interfaced to a generic 16-bit microcontroller/DSP processor. BYSHF is tied to  $V_{CC}$  in this interface. The lower address lines from the processor are connected to A0, A1, and A2 on the AD7835 as shown. The upper address lines are decoded to provide a chip select signal for the AD7835. They are also decoded, in conjunction with the lower address lines if need be, to provide an  $\overline{LDAC}$  signal. Alternatively,  $\overline{LDAC}$  can be driven by an external timing circuit or just tied low. The data lines of the processor are connected to the data lines of the AD7835. Selection options available for the DACs are provided in Table 11.



<sup>1</sup>ADDITIONAL PINS OMITTED FOR CLARITY

Figure 31. AD7835 16-Bit Interface

#### INTERFACING THE AD7835—8-BIT INTERFACE

Figure 32 shows an 8-bit interface between the AD7835 and a generic 8-bit microcontroller/DSP processor. Pin D13 to Pin D8 of the AD7835 are tied to DGND. Pin D7 to Pin D0 of the processor are connected to Pin D7 to Pin D0 of the AD7835. BYSHF is driven by the A0 line of the processor. This maps the DAC upper bits and lower bits into adjacent bytes in the processor address space. Table 14 shows the truth table for addressing the DACs in the AD7835. For example, if the base address for the DACs in the processor address space is decoded by the upper address bits to location HC000, then the upper and lower bits of the first DAC are at locations HC000 and HC001, respectively.




Figure 32. AD7835 8-Bit Interface

When writing to the DACs, the lower eight bits must be written first, followed by the upper six bits. The upper six bits should be output on data lines D0 to D5. Once again, the upper address lines of the processor are decoded to provide a  $\overline{\text{CS}}$  signal. They are also decoded in conjunction with lines A3 to A0 to provide an  $\overline{\text{LDAC}}$  signal. Alternatively,  $\overline{\text{LDAC}}$  can be driven by an external timing circuit or, if it is acceptable to allow the DAC output to go to an intermediate value between 8-bit writes,  $\overline{\text{LDAC}}$  can be tied low.

Processor Address Lines						
A3	A2	A1	A0	DAC Selected		
Х	Х	Х	0	Upper 6 bits of all DACs		
1	Х	Х	1	Lower 8 bits of all DACs		
0	0	0	0	Upper 6 bits, DAC 1		
0	0	0	1	Lower 8 bits, DAC 1		
0	0	1	0	Upper 6 bits, DAC 2		
0	0	1	1	Lower 8 bits, DAC 2		
0	1	0	0	Upper 6 bits, DAC 3		
0	1	0	1	Lower 8 bits, DAC 3		
0	1	1	0	Upper 6 bits, DAC 4		
0	1	1	1	Lower 8-bits, DAC 4		

### **APPLICATIONS INFORMATION** Serial interface to multiple ad7834S

Figure 33 shows how the package address pins of the AD7834 are used to address multiple AD7834s. This figure shows only 10 devices, but up to 32 AD7834s can each be assigned a unique address by hardwiring each of the package address pins to  $V_{\rm CC}$  or DGND. Normal operation of the device occurs when PAEN is low. When serial data is being written to the AD7834s, only the device with the same package address as the package address contained in the serial data accepts data into the input registers. Conversely, if PAEN is high, the package address is ignored, and the data is loaded into the same channel on each package.

The primary limitation with multiple packages is the output update rate. For example, if an output update rate of 10 kHz is required, 100  $\mu$ s are available to load all DACs. Assuming a serial clock frequency of 10 MHz, it takes 2.5  $\mu$ s to load data to one DAC. Thus, 40 DACs or 10 packages can be updated in this time. As the update rate requirement decreases, the number of possible packages increases.





Figure 33. Serial Interface to Multiple AD7834s

#### **OPTO-ISOLATED INTERFACE**

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled. Opto-isolators can provide voltage isolation in excess of 3 kV. The serial loading structure of the AD7834 makes it ideal for opto-isolated interfaces because the number of interface lines is kept to a minimum. Figure 34 shows a 5-channel isolated interface to the AD7834. Multiple devices are connected to the outputs of the opto-coupler and controlled as for serial interfacing. To reduce the number of opto-isolators, the  $\overrightarrow{PAEN}$  line doesn't need to be controlled if it is not used. If the  $\overrightarrow{PAEN}$  line is not controlled by the microcontroller, it should be tied low at each device. If simultaneous updating of the DACs is not required, the  $\overrightarrow{LDAC}$  pin on each part can be tied permanently low and another opto-isolator is not needed.




#### AUTOMATED TEST EQUIPMENT

The AD7834/AD7835 are particularly suited for use in an automated test environment. Figure 35 shows the AD7835 providing the necessary voltages for the pin driver and the window comparator in a typical ATE pin electronics configuration. Two AD588s are used to provide reference voltages for the AD7835. In the configuration shown, the AD588s are configured so that the voltage at Pin 1 is 5 V greater than the voltage at Pin 9 and the voltage at Pin 15 is 5 V less than the voltage at Pin 9.

One AD588 is used as a reference for DAC 1 and DAC 2. These DACs are used to provide high and low levels for the pin driver. The pin driver can have an associated offset. This can be nulled by applying an offset voltage to Pin 9 of the AD588. First, the code 1000 . . . 0000 is loaded into the DAC 1 latch, and the pin driver output is set to the DAC 1 output. The  $V_{OFFSET}$  voltage is adjusted until 0 V appears between the pin driver output and DUT GND. This causes both  $V_{REF}(+)A$  and  $V_{REF}(-)A$  to be offset with respect to AGND by an amount equal to  $V_{OFFSET}$ .

However, the output of the pin driver varies from -5 V to +5 V with respect to DUT GND as the DAC input code varies from 000...000 to 111...111. The V<sub>OFFSET</sub> voltage is also applied to the DSGA pin. When a clear is performed on the AD7835, the output of the pin driver is 0 V with respect to DUT GND.



The other AD588 provides a reference voltage for DAC 3 and DAC 4. These provide the reference voltages for the window comparator shown in Figure 35. Pin 9 of this AD588 is connected to DUT GND. This causes  $V_{REF}(+)B$  and  $V_{REF}(-)B$  to be referenced to DUT GND. As DAC 3 and DAC 4 input codes vary from 000 . . . 000 to 111 . . . 111,  $V_{OUT}$ 3 and  $V_{OUT}$ 4 vary from -5 V to +5 V with respect to DUT GND. DUT GND is also connected to DSGB. When the AD7835 is cleared,  $V_{OUT}$ 3 and  $V_{OUT}$ 4 are cleared to 0 V with respect to DUT GND.

Care must be taken to ensure that the maximum and minimum voltage specifications for the AD7835 reference voltages are followed as shown in Figure 35.

#### POWER SUPPLY BYPASSING AND GROUNDING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit boards on which the AD7834/AD7835 are mounted should be designed so the analog and digital sections are separated and confined to certain areas of the boards. This facilitates the use of ground planes that can be easily separated. A minimum etch technique is generally best for ground planes because it gives the best shielding. Digital and analog ground planes should be joined at only one place. If the AD7834/AD7835 are the only devices requiring an AGND to DGND connection, then the ground planes should be connected at the AGND and DGND pins of the AD7834/AD7835. If the AD7834/AD7835 are in a system where multiple devices require an AGND to DGND connection, the connection can still be made at one point only, a star ground point, which can be established as close as possible to the AD7834/AD7835.

Digital lines running under the device must be avoided because they couple noise onto the die. The analog ground plane can run under the AD7834/AD7835 to avoid noise coupling. The power supply lines of the AD7834/AD7835 can use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals, such as clocks, should be shielded with digital ground to avoid radiating noise to other parts of the board. These signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip method is best but not always possible with a double-sided board. With this method, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

The AD7834/AD7835 must have ample supply bypassing located as close as possible to the package, ideally right up against the device. Figure 36 shows the recommended capacitor values of 10  $\mu$ F in parallel with 0.1  $\mu$ F on each of the supplies. The 10  $\mu$ F capacitors are the tantalum bead type. The 0.1  $\mu$ F capacitor can have low effective series resistance (ESR) and effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.





Figure 36. Power Supply Decoupling

### **OUTLINE DIMENSIONS**






Figure 39. 44-Lead Plastic Leaded Chip Carrier [PLCC] (P-44A) Dimensions shown in inches and (millimeters)




Figure 40. 44-Lead Metric Quad Flat Package [MQFP] (S-44-2) Dimensions show in millimeters

ORDERING GUIDE								
Model	Temperature Range	Linearity Error (LSBs)	DNL (LSBs)	Package Description	Package Option			
AD7834AR	-40°C to +85°C	±2	±0.9	28-Lead SOIC_W	RW-28			
AD7834AR-REEL	-40°C to +85°C	±2	±0.9	28-Lead SOIC_W	RW-28			
AD7834ARZ <sup>1</sup>	-40°C to +85°C	±2	±0.9	28-Lead SOIC_W	RW-28			
AD7834ARZ-REEL <sup>1</sup>	-40°C to +85°C	±2	±0.9	28-Lead SOIC_W	RW-28			
AD7834BR	-40°C to +85°C	±1	±0.9	28-Lead SOIC_W	RW-28			
AD7834BR-REEL	-40°C to +85°C	±1	±0.9	28-Lead SOIC_W	RW-28			
AD7834BRZ <sup>1</sup>	-40°C to +85°C	±1	±0.9	28-Lead SOIC_W	RW-28			
AD7834BRZ-REEL <sup>1</sup>	-40°C to +85°C	±1	±0.9	28-Lead SOIC_W	RW-28			
AD7834AN	-40°C to +85°C	±2	±0.9	28-Lead PDIP	N-28-2			
AD7834ANZ <sup>1</sup>	-40°C to +85°C	±2	±0.9	28-Lead PDIP	N-28-2			
AD7834BN	-40°C to +85°C	±1	±0.9	28-Lead PDIP	N-28-2			
AD7834BNZ <sup>1</sup>	-40°C to +85°C	±1	±0.9	28-Lead PDIP	N-28-2			
AD7835AP	-40°C to +85°C	±2	±0.9	44-Lead PLCC	P-44A			
AD7835AP-REEL	-40°C to +85°C	±2	±0.9	44-Lead PLCC	P-44A			
AD7835APZ <sup>1</sup>	-40°C to +85°C	±2	±0.9	44-Lead PLCC	P-44A			
AD7835APZ-REEL <sup>1</sup>	-40°C to +85°C	±2	±0.9	44-Lead PLCC	P-44A			
AD7835AS	-40°C to +85°C	±2	±0.9	44-Lead-MQFP	S-44-2			
AD7835AS-REEL	-40°C to +85°C	±2	±0.9	44-Lead-MQFP	S-44-2			
AD7835ASZ <sup>1</sup>	-40°C to +85°C	±2	±0.9	44-Lead-MQFP	S-44-2			
AD7835ASZ-REEL <sup>1</sup>	-40°C to +85°C	±2	±0.9	44-Lead-MQFP	S-44-2			

 $^{1}$  Z = RoHS Compliant Part.

### NOTES



www.analog.com

©2003–2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C01006-0-8/07(D)

Rev. D | Page 28 of 28