

# 4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer

AD7933/AD7934

### **FEATURES**

Throughput rate: 1.5 MSPS
Specified for V<sub>DD</sub> of 2.7 V to 5.25 V

Low power

6 mW maximum at 1.5 MSPS with 3 V supplies 13.5 mW maximum at 1.5 MSPS with 5 V supplies

4 analog input channels with a sequencer Software configurable analog inputs

- 4-channel single-ended inputs
- 2-channel fully differential inputs
- 2-channel pseudo differential inputs

Accurate on-chip 2.5 V reference

±0.2% maximum @ 25°C, 25 ppm/°C maximum (AD7934)

70 dB SINAD at 50 kHz input frequency

No pipeline delays

High speed parallel interface—word/byte modes

Full shutdown mode: 2 µA maximum

28-lead TSSOP package

### **GENERAL DESCRIPTION**


The AD7933/AD7934 are 10-bit and 12-bit, high speed, low power, successive approximation (SAR) analog-to-digital converters (ADCs). The parts operate from a single 2.7 V to 5.25 V power supply and feature throughput rates up to 1.5 MSPS. The parts contain a low noise, wide bandwidth, differential trackand-hold amplifier that handles input frequencies up to 50 MHz.

The AD7933/AD7934 feature four analog input channels with a channel sequencer that allows a preprogrammed selection of channels to be sequentially converted. These parts can accept either single-ended, fully differential, or pseudo differential analog inputs.

The conversion process and data acquisition are controlled using standard control inputs that allow for easy interfacing to microprocessors and DSPs. The input signal is sampled on the falling edge of  $\overline{\text{CONVST}}$ , and the conversion is also initiated at this point.

The AD7933/AD7934 has an accurate on-chip 2.5 V reference that is used as the reference source for the analog-to-digital conversion. Alternatively, this pin can be overdriven to provide an external reference.

#### **FUNCTIONAL BLOCK DIAGRAM**



These parts use advanced design techniques to achieve very low power dissipation at high throughput rates. They also feature flexible power management options. An on-chip control register allows the user to set up different operating conditions, including analog input range and configuration, output coding, power management, and channel sequencing.

### **PRODUCT HIGHLIGHTS**

- 1. High throughput with low power consumption.
- 2. Four analog inputs with a channel sequencer.
- 3. Accurate on-chip 2.5 V reference.
- 4. Single-ended, pseudo differential or fully differential analog inputs that are software selectable.
- 5. Single-supply operation with  $V_{\text{DRIVE}}$  function. The  $V_{\text{DRIVE}}$  function allows the parallel interface to connect directly to 3 V or 5 V processor systems independent of  $V_{\text{DD}}$ .
- 6. No pipeline delay.
- Accurate control of the sampling instant via a CONVST input and once-off conversion control.

**Table 1. Related Devices** 

Device	No. of Bits	No. of Channels	Speed
AD7938/AD7939	12/10	8	1.5 MSPS
AD7938-6	12	8	625 kSPS
AD7934-6	12	4	625 kSPS

# **TABLE OF CONTENTS**

Features
Functional Block Diagram
General Description
Product Highlights
Revision History
Specifications
AD7933 Specifications
AD7934 Specifications5
Timing Specifications
Absolute Maximum Ratings
ESD Caution8
Pin Configuration and Function Descriptions9
Typical Performance Characteristics
Terminology
Control Register
Sequencer Operation16
Circuit Information
REVISION HISTORY
2/07—Rev. A to Rev B
Changes to Timing Specifications
12/05—Rev. 0 to Rev. A
Replaced Figures
Changes to Terminology Section
Changes to Control Register Section
1/05—Revision 0: Initial Version

	Converter Operation	17
	ADC Transfer Function	17
	Typical Connection Diagram	18
	Analog Input Structure	18
	Analog Inputs	19
	Analog Input Selection	21
	Reference	22
	Parallel Interface	23
	Power Modes of Operation	26
	Power vs. Throughput Rate	27
	Microprocessor Interfacing	27
A	pplication Hints	29
	Grounding and Layout	29
	Evaluating the AD7933/AD7934 Performance	29
О	outline Dimensions	30
	Ordering Guide	30

# **SPECIFICATIONS**

### **AD7933 SPECIFICATIONS**

 $V_{DD} = V_{DRIVE} = 2.7 \text{ V}$  to 5.25 V, internal/external  $V_{REF} = 2.5 \text{ V}$ , unless otherwise noted.  $f_{CLKIN} = 25.5 \text{ MHz}$ ,  $f_{SAMPLE} = 1.5 \text{ MSPS}$ ;  $T_A = T_{MIN}$  to  $T_{MAX}^1$ , unless otherwise noted.

Table 2.

Parameter	Value <sup>1</sup>	Unit	<b>Test Conditions/Comments</b>
DYNAMIC PERFORMANCE			f <sub>IN</sub> = 50 kHz sine wave
Signal-to-Noise + Distortion (SINAD) <sup>2</sup>	61	dB min	Differential mode
	60	dB min	Single-ended mode
Total Harmonic Distortion (THD) <sup>2</sup>	-70	dB max	
Peak Harmonic or Spurious Noise (SFDR) <sup>2</sup>	-72	dB max	
Intermodulation Distortion (IMD) <sup>2</sup>			fa = 30 kHz, fb = 50 kHz
Second-Order Terms	-86	dB typ	
Third-Order Terms	-90	dB typ	
Channel-to-Channel Isolation	-75	dB typ	$f_{IN}$ = 50 kHz, $f_{NOISE}$ = 300 kHz
Aperture Delay <sup>2</sup>	5	ns typ	
Aperture Jitter <sup>2</sup>	72	ps typ	
Full Power Bandwidth <sup>2</sup>	50	MHz typ	@ 3 dB
	10	MHz typ	@ 0.1 dB
DC ACCURACY			
Resolution	10	Bits	
Integral Nonlinearity <sup>2</sup>	±0.5	LSB max	
Differential Nonlinearity <sup>2</sup>	±0.5	LSB max	Guaranteed no missed codes to 10 bits
Single-Ended and Pseudo Differential			Straight binary output coding
Input			
Offset Error <sup>2</sup>	±2	LSB max	
Offset Error Match <sup>2</sup>	±0.5	LSB max	
Gain Error <sup>2</sup>	±1.5	LSB max	
Gain Error Match <sup>2</sup>	±0.5	LSB max	
Fully Differential Input			Twos complement output coding
Positive Gain Error <sup>2</sup>	±1.5	LSB max	
Positive Gain Error Match <sup>2</sup>	±0.5	LSB max	
Zero-Code Error <sup>2</sup>	±2	LSB max	
Zero-Code Error Match <sup>2</sup>	±0.5	LSB max	
Negative Gain Error <sup>2</sup>	±1.5	LSB max	
Negative Gain Error Match <sup>2</sup>	±0.5	LSB max	
ANALOG INPUT			
Single-Ended Input Range	0 to V <sub>REF</sub>	V	RANGE bit = 0
, ,	0 to 2×V <sub>REF</sub>	V	RANGE bit = 1
Pseudo Differential Input Range			
$V_{IN+}$	0 to V <sub>REF</sub>	V	RANGE bit = 0
	0 to 2 × V <sub>REF</sub>	V	RANGE bit = 1
$V_{IN-}$	-0.3 to +0.7	V typ	$V_{DD} = 3 V$
	-0.3 to +1.8	V typ	$V_{DD} = 5 \text{ V}$
Fully Differential Input Range <sup>3</sup>		1 7	
$V_{IN+}$ and $V_{IN-}$	$V_{CM} \pm V_{REF}/2$	V	$V_{CM} = V_{REF}/2$ , RANGE bit = 0
V <sub>IN+</sub> and V <sub>IN-</sub>	V <sub>CM</sub> ± V <sub>REF</sub>	V	$V_{CM} = V_{REF}$ , RANGE bit = 1
DC Leakage Current <sup>4</sup>	±1	μA max	The state of the s
Input Capacitance	45	pF typ	When in track
···I- ··· anhanimie	10	pF typ	When in hold

Parameter	Value <sup>1</sup>	Unit	Test Conditions/Comments
REFERENCE INPUT/OUTPUT			
V <sub>REF</sub> Input Voltage⁵	2.5	V	±1% specified performance
DC Leakage Current <sup>4</sup>	±1	μA max	
V <sub>REFOUT</sub> Output Voltage	2.5	V	±0.2% max @ 25°C
V <sub>REFOUT</sub> Temperature Coefficient	25	ppm/°C max	
·	5	ppm/°C typ	
V <sub>REF</sub> Noise	10	μV typ	0.1 Hz to 10 Hz bandwidth
	130	μV typ	0.1 Hz to 1 MHz bandwidth
V <sub>REF</sub> Output Impedance	10	Ωtyp	
V <sub>REF</sub> Input Capacitance	15	pF typ	When in track
	25	pF typ	When in hold
LOGIC INPUTS		1 71	
Input High Voltage, V <sub>INH</sub>	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±5	μA max	Typically 10 nA, $V_{IN} = 0 \text{ V or } V_{DRIVE}$
Input Capacitance, C <sub>IN</sub> <sup>4</sup>	10	pF max	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
LOGIC OUTPUTS		<b>P</b>	
Output High Voltage, V <sub>OH</sub>	2.4	V min	I <sub>SOURCE</sub> = 200 μA
Output Low Voltage, Vol	0.4	V max	I <sub>SINK</sub> = 200 μA
Floating-State Leakage Current	±3	μA max	15111K 255 p. K
Floating-State Output Capacitance <sup>4</sup>	10	pF max	
Output Coding	Straight (natural) binary	pi max	CODING bit = 0
catput coamg	Twos complement		CODING bit = 1
CONVERSION RATE	Two scomplement		CODING BIL = 1
Conversion Time	t <sub>2</sub> + 13 t <sub>CLK</sub>	ns	
Track-and-Hold Acquisition Time	125	ns max	Full-scale step input
mack and more requisition time	80	ns typ	Sine wave input
Throughput Rate	1.5	MSPS max	Sine wave input
POWER REQUIREMENTS	1.5	Wist Strick	
V <sub>DD</sub>	2.7/5.25	V min/max	
V <sub>DRIVE</sub>	2.7/5.25	V min/max	
I <sub>DD</sub> <sup>6</sup>	2.77 3.23	V IIIIII J III GX	Digital inputs = 0 V or V <sub>DRIVE</sub>
Normal Mode (Static)	0.8	mA typ	$V_{DD} = 2.7 \text{ V to } 5.25 \text{ V, SCLK on or off}$
Normal Mode (Operational)	2.7	mA max	$V_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$
Normal Mode (Operational)	2.0	mA max	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$
Autostandby Mode	0.3	mA typ	$F_{\text{SAMPLE}} = 100 \text{ kSPS, } V_{\text{DD}} = 5 \text{ V}$
Autostanuby Mode	160	μA typ	Static
Full/Autoshutdown Mode (Static)	2	μΑ typ	SCLK on or off
Power Dissipation	2	µА Шах	SCENDITOI OII
Normal Mode (Operational)	13.5	mW max	$V_{DD} = 5 \text{ V}$
Normal Mode (Operational)	6	mW max	$V_{DD} = 3 \text{ V}$ $V_{DD} = 3 \text{ V}$
Autostandby Mode (Static)	800		$V_{DD} = 3 \text{ V}$ $V_{DD} = 5 \text{ V}$
Autostandby Mode (Static)		μW typ	
Full/Autochutdows Modo	480	μW typ	$V_{DD} = 3 V$
Full/Autoshutdown Mode	10	μW max	$V_{DD} = 5 V$
	6	μW max	$V_{DD} = 3 V$

<sup>&</sup>lt;sup>1</sup> Temperature range is  $-40^{\circ}$ C to  $+85^{\circ}$ C.
<sup>2</sup> See Terminology section.
<sup>3</sup> V<sub>CM</sub> is the common-mode voltage. For full common-mode range, see Figure 25 and Figure 26. V<sub>IN+</sub> and V<sub>IN−</sub> must always remain within GND/V<sub>DD</sub>.
<sup>4</sup> Sample tested during initial release to ensure compliance.
<sup>5</sup> This device is operational with an external reference in the range of 0.1 V to V<sub>DD</sub>. See the Reference section for more information.
<sup>6</sup> Measured with a midscale dc analog input.

### **AD7934 SPECIFICATIONS**

 $V_{\rm DD} = V_{\rm DRIVE} = 2.7~V$  to 5.25 V, internal/external  $V_{\rm REF} = 2.5~V$ , unless otherwise noted.  $f_{\rm CLKIN} = 25.5~MHz$ ,  $f_{\rm SAMPLE} = 1.5~MSPS$ ;  $T_{\rm A} = T_{\rm MIN}$  to  $T_{\rm MAX}$ , unless otherwise noted.

Table 3.

Parameter	Value <sup>1</sup>	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE			f <sub>IN</sub> = 50 kHz sine wave
Signal-to-Noise + Distortion (SINAD) <sup>2</sup>	70	dB min	Differential mode
	68	dB min	Single-ended mode
Signal-to-Noise Ratio (SNR) <sup>2</sup>	71	dB min	Differential mode
	69	dB min	Single-ended mode
Total Harmonic Distortion (THD) <sup>2</sup>	-73	dB max	–85 dB typ, differential mode
	-70	dB max	–80 dB typ, single-ended mode
Peak Harmonic or Spurious Noise (SFDR) <sup>2</sup>	-73	dB max	-82 dB typ
Intermodulation Distortion (IMD) <sup>2</sup>			fa = 30 kHz, fb = 50 kHz
Second-Order Terms	-86	dB typ	
Third-Order Terms	-90	dB typ	
Channel-to-Channel Isolation	-85	dB typ	$f_{IN} = 50 \text{ kHz}, f_{NOISE} = 300 \text{ kHz}$
Aperture Delay <sup>2</sup>	5	ns typ	
Aperture Jitter <sup>2</sup>	72	ps typ	
Full Power Bandwidth <sup>2</sup>	50	MHz typ	@ 3 dB
. a over buildwidth	10	MHz typ	@ 0.1 dB
DC ACCURACY	10		G 511 GD
Resolution	12	Bits	
Integral Nonlinearity <sup>2</sup>	±1	LSB max	Differential mode
integral Normineurity	±1.5	LSB max	Single-ended mode
Differential Nonlinearity <sup>2</sup>	1.5	LSB IIIax	Single-ended mode
Differential Mode	±0.95	LSB max	Guaranteed no missed codes to 12 bits
Single-Ended Mode	-0.95/+1.5	LSB max	Guaranteed no missed codes to 12 bits
Single-Ended Mode Single-Ended and Pseudo Differential Input	-0.93/+1.3	LSB IIIax	Straight binary output coding
Offset Error <sup>2</sup>	±6	LSB max	Straight binary output county
Offset Error Match <sup>2</sup>		LSB max	
	±1		
Gain Error <sup>2</sup>	±3	LSB max	
Gain Error Match <sup>2</sup>	±1	LSB max	Twos complement output coding
Fully Differential Input	_		
Positive Gain Error <sup>2</sup>	±3	LSB max	
Positive Gain Error Match <sup>2</sup>	±1	LSB max	
Zero-Code Error <sup>2</sup>	±6	LSB max	
Zero-Code Error Match <sup>2</sup>	±1	LSB max	
Negative Gain Error <sup>2</sup>	±3	LSB max	
Negative Gain Error Match <sup>2</sup>	±1	LSB max	
ANALOG INPUT			
Single-Ended Input Range	0 to V <sub>REF</sub>	V	RANGE bit = 0
	0 to $2 \times V_{REF}$	V	RANGE bit = 1
Pseudo Differential Input Range			
$V_{\mathrm{IN+}}$	0 to V <sub>REF</sub>	V	RANGE bit = 0
	0 to $2 \times V_{REF}$	V	RANGE bit = 1
$V_{IN-}$	-0.3 to +0.7	V typ	$V_{DD} = 3 V$
	−0.3 to +1.8	V typ	$V_{DD} = 5 \text{ V}$
Fully Differential Input Range <sup>3</sup>			
$V_{\text{IN+}}$ and $V_{\text{IN-}}$	$V_{\text{CM}} \pm V_{\text{REF}}/2$	V	$V_{CM} = V_{REF}/2$ , RANGE bit = 0
$V_{\text{IN+}}$ and $V_{\text{IN-}}$	$V_{\text{CM}} \pm V_{\text{REF}}$	V	$V_{CM} = V_{REF}$ , RANGE bit = 1
DC Leakage Current⁴	±1	μA max	
Input Capacitance	45	pF typ	When in track
	10	pF typ	When in hold

Parameter	Value <sup>1</sup>	Unit	Test Conditions/Comments
REFERENCE INPUT/OUTPUT			
V <sub>REF</sub> Input Voltage⁵	2.5	V	±1% specified performance
DC Leakage Current	±1	μA max	
V <sub>REFOUT</sub> Output Voltage	2.5	V	±0.2% max @ 25°C
V <sub>REFOUT</sub> Temperature Coefficient	25	ppm/°C max	
·	5	ppm/°C typ	
V <sub>REF</sub> Noise	10	μV typ	0.1 Hz to 10 Hz bandwidth
	130	μV typ	0.1 Hz to 1 MHz bandwidth
V <sub>REF</sub> Output Impedance	10	Ωtyp	
V <sub>REF</sub> Input Capacitance	15	pF typ	When in track-and-hold
	25	pF typ	When in track-and-hold
LOGIC INPUTS		F - 21	
Input High Voltage, V <sub>INH</sub>	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±5	μA max	Typically 10 nA, $V_{IN} = 0 \text{ V or } V_{DRIVE}$
Input Capacitance, C <sub>IN</sub> <sup>4</sup>	10	pF max	Typically 10 11 () VIN 0 1 01 VBNVE
LOGIC OUTPUTS		pr max	
Output High Voltage, V <sub>OH</sub>	2.4	V min	I <sub>SOURCE</sub> = 200 μA
Output Fight Voltage, Vol	0.4	V max	I <sub>SINK</sub> = 200 μA
Floating-State Leakage Current	±3	μA max	ISINK — 200 µA
Floating-State Leakage Current Floating-State Output Capacitance <sup>4</sup>	10	pF max	
	Straight (natural) binary	priliax	CODING bit = 0
Output Coding	Twos complement		CODING bit = 0  CODING bit = 1
CONVERSION RATE	Twos complement		CODING BIL = 1
Conversion Time	$t_2 + 13 t_{CLK}$	ns	E. B. code des des d
Track-and-Hold Acquisition Time	125	ns max	Full-scale step input
T	80	ns typ	Sine wave input
Throughput Rate	1.5	MSPS max	
POWER REQUIREMENTS			
$V_{DD}$	2.7/5.25	V min/max	
V <sub>DRIVE</sub>	2.7/5.25	V min/max	
$I_{DD}{}^{6}$			Digital inputs = 0 V or V <sub>DRIVE</sub>
Normal Mode (Static)	0.8	mA typ	$V_{DD} = 2.7 \text{ V to } 5.25 \text{ V, SCLK on or off}$
Normal Mode (Operational)	2.7	mA max	$V_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$
	2.0	mA max	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$
Autostandby Mode	0.3	mA typ	$f_{SAMPLE} = 100 \text{ kSPS}, V_{DD} = 5 \text{ V}$
	160	μA typ	Static
Full/Autoshutdown Mode (Static)	2	μA max	SCLK on or off
Power Dissipation			
Normal Mode (Operational)	13.5	mW max	$V_{DD} = 5 \text{ V}$
	6	mW max	$V_{DD} = 3 \text{ V}$
Autostandby Mode (Static)	800	μW typ	$V_{DD} = 5 \text{ V}$
	480	μW typ	$V_{DD} = 3 \text{ V}$
Full/Autoshutdown Mode	10	μW max	$V_{DD} = 5 \text{ V}$
	6	μW max	$V_{DD} = 3 V$

<sup>&</sup>lt;sup>1</sup> Temperature range is –40°C to +85°C.

See the Terminology section.
 V<sub>CM</sub> is the common-mode voltage. For full common-mode range, see Figure 25 and Figure 26. V<sub>IN+</sub> and V<sub>IN−</sub> must always remain within GND/V<sub>DD</sub>.
 Sample tested during initial release to ensure compliance.
 This device is operational with an external reference in the range of 0.1 V to V<sub>DD</sub>. See the Reference section for more information.
 Measured with a midscale dc analog input.

### **TIMING SPECIFICATIONS**

 $V_{\text{DD}} = V_{\text{DRIVE}} = 2.7 \text{ V}$  to 5.25 V, internal/external  $V_{\text{REF}} = 2.5 \text{ V}$ , unless otherwise noted.  $f_{\text{CLKIN}} = 25.5 \text{ MHz}$ ,  $f_{\text{SAMPLE}} = 1.5 \text{ MSPS}$ ;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 4.

	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>				
Parameter <sup>1</sup>	AD7933	AD7934	Unit	Description	
f <sub>CLKIN</sub> <sup>2</sup>	700	700	kHz min	CLKIN frequency	
	25.5	25.5	MHz max		
<b>t</b> <sub>QUIET</sub>	30	30	ns min	Minimum time between end of read and start of next conversion, that is, the time from when the data bus goes into three-state until the next falling edge of CONVST	
$t_1$	10	10	ns min	CONVST pulse width	
$t_2$	15	15	ns min	CONVST falling edge to CLKIN falling edge setup time	
t <sub>3</sub>	50	50	ns max	CLKIN falling edge to BUSY rising edge	
t <sub>4</sub>	0	0	ns min	CS to WR setup time	
<b>t</b> <sub>5</sub>	0	0	ns min	CS to WR hold time	
$t_6$	10	10	ns min	WR pulse width	
<b>t</b> <sub>7</sub>	10	10	ns min	Data setup time before WR	
t <sub>8</sub>	10	10	ns min	Data hold after WR	
t <sub>9</sub>	10	10	ns min	New data valid before falling edge of BUSY	
t <sub>10</sub>	0	0	ns min	CS to RD setup time	
t <sub>11</sub>	0	0	ns min	CS to RD hold time	
t <sub>12</sub>	30	30	ns min	RD pulse width	
$t_{13}{}^{3}$	30	30	ns max	Data access time after RD	
$t_{14}^{4}$	3	3	ns min	Bus relinquish time after RD	
	50	50	ns max	Bus relinquish time after RD	
t <sub>15</sub>	0	0	ns min	HBEN to RD setup time	
t <sub>16</sub>	0	0	ns min	HBEN to RD hold time	
t <sub>17</sub>	10	10	ns min	Minimum time between reads/writes	
t <sub>18</sub>	0	0	ns min	HBEN to WR setup time	
t <sub>19</sub>	10	10	ns min	HBEN to WR hold time	
t <sub>20</sub>	40	40	ns max	CLKIN falling edge to BUSY falling edge	
t <sub>21</sub>	15.7	15.7	ns min	CLKIN low pulse width	
t <sub>22</sub>	7.8	7.8	ns min	CLKIN high pulse width	

<sup>&</sup>lt;sup>1</sup> Sample tested during initial release to ensure compliance. All input signals are specified with t<sub>RISE</sub> = t<sub>FALL</sub> = 5 ns (10% to 90% of V<sub>DD</sub>) and timed from a voltage level of 1.6 V. All timing specifications are with a 25 pF load capacitance (see Figure 34, Figure 35, Figure 36, and Figure 37).

<sup>2</sup> Minimum CLKIN for specified performance; with slower SCLK frequencies, performance specifications apply typically.

 $<sup>^{\</sup>rm 3}$  The time required for the output to cross 0.4 V or 2.4 V.

<sup>4</sup>t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, ti4, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 5.

Parameter	Rating		
V <sub>DD</sub> to AGND/DGND	−0.3 V to +7 V		
V <sub>DRIVE</sub> to AGND/DGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$		
Analog Input Voltage to AGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$		
Digital Input Voltage to DGND	−0.3 V to +7 V		
$V_{DRIVE}$ to $V_{DD}$	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$		
Digital Output Voltage to AGND	$-0.3 \text{ V to V}_{DRIVE} + 0.3 \text{ V}$		
V <sub>REFIN</sub> to AGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$		
AGND to DGND	−0.3 V to +0.3 V		
Input Current to Any Pin Except Supplies <sup>1</sup>	±10 mA		
Operating Temperature Range			
Commercial (B Version)	−40°C to +85°C		
Storage Temperature Range	−65°C to +150°C		
Junction Temperature	150°C		
$\theta_{JA}$ Thermal Impedance (TSSOP)	97.9°C/W		
$\theta_{JC}$ Thermal Impedance (TSSOP)	14°C/W		
Lead Temperature, Soldering			
Reflow Temperature (10 sec to 30 sec)	255℃		
ESD	1.5 kV		

<sup>&</sup>lt;sup>1</sup> Transient currents of up to 100 mA do not cause SCR latch-up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	V <sub>DD</sub>	Power Supply Input. The $V_{DD}$ range for the AD7933/AD7934 is from 2.7 V to 5.25 V. Decouple the supply to AGND with a 0.1 $\mu$ F capacitor and a 10 $\mu$ F tantalum capacitor.
2	W/B	Word/Byte Input. When this input is logic high, word transfer mode is enabled, and data is transferred to and from the AD7933/AD7934 in 10-bit words on Pin DB2 to Pin DB11, or in 12-bit words on Pin DB0 to Pin DB11. When W/B is logic low, byte transfer mode is enabled. Data and the channel ID are transferred on Pin DB0 to Pin DB7, and Pin DB8/HBEN assumes its HBEN functionality. When operating in byte transfer mode, tie off unused data lines to DGND.
3 to 10	DB0 to DB7	Data Bit 0 to Data Bit 7. Three-state parallel digital I/O pins that provide the conversion result and allow programming of the control register. These pins are controlled by CS, RD, and WR. The logic high/low voltage levels for these pins are determined by the V <sub>DRIVE</sub> input. When reading from the AD7933, the two LSBs (DB0 and DB1) are always 0, and the LSB of the conversion result is available on DB2.
11	V <sub>DRIVE</sub>	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the parallel interface of the AD7933/AD7934 operates. Decouple this pin to DGND. The voltage at this pin may be different to that at $V_{DD}$ but should never exceed $V_{DD}$ by more than 0.3 V.
12	DGND	Digital Ground. This is the ground reference point for all digital circuitry on the AD7933/AD7934. Connect this pin to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
13	DB8/HBEN	Data Bit 8/High Byte Enable. When W/B is high, this pin acts as Data Bit 8, a three-state I/O pin that is controlled by CS, RD, and WR. When W/B is low, this pin acts as the high byte enable pin. When HBEN is low, the low byte of data written to or read from the AD7933/AD7934 is on DB0 to DB7. When HBEN is high, the top four bits of the data being written to, or read from, the AD7933/AD7934 are on DB0 to DB3. When reading from the device, DB4 and DB5 contain the ID of the channel to which the conversion result corresponds (see the channel address bits in Table 10). DB6 and DB7 are always 0. When writing to the device, DB4 to DB7 of the high byte must be all 0s. Note that when reading from the AD7933, the two LSBs in the low byte are 0s, and the remaining six bits are conversion data.
14 to 16	DB9 to DB11	Data Bit 9 to Data Bit 11. Three-state parallel digital I/O pins that provide the conversion result and also allow the control register to be programmed in word mode. These pins are controlled by CS, RD, and WR. The logic high/low voltage levels for these pins are determined by the V <sub>DRIVE</sub> input.
17	BUSY	Busy Output. This is the logic output indicating the status of the conversion. The BUSY output goes high following the falling edge of CONVST and stays high for the duration of the conversion. Once the conversion is complete and the result is available in the output register, the BUSY output goes low. The track-and-hold returns to track mode just prior to the falling edge of BUSY, on the 13 <sup>th</sup> rising edge of CLKIN (see Figure 34).
18	CLKIN	Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the AD7933/AD7934 takes 13 clock cycles $+$ $t_2$ . The frequency of the master clock input therefore determines the conversion time and achievable throughput rate. The CLKIN signal can be a continuous or burst clock.
19	CONVST	Conversion Start Input. A falling edge on CONVST initiates a conversion. The track-and-hold goes from track to hold mode on the falling edge of CONVST, and the conversion process is initiated at this point. Following power-down, when operating in the autoshutdown or autostandby mode, a rising edge on CONVST is used to power up the device.

Pin No.	Mnemonic	Description
20	WR	Write Input. Active low logic input used in conjunction with CS to write data to the control register.
21	RD	Read Input. Active low logic input used in conjunction with CS to access the conversion result. The conversion result is placed on the data bus following the falling edge of RD read while CS is low.
22	<u>cs</u>	Chip Select. Active low logic input used in conjunction with $\overline{RD}$ and $\overline{WR}$ to read conversion data or write data to the control register.
23	AGND	Analog Ground. This is the ground reference point for all analog circuitry on the AD7933/AD7934. All analog input signals and any external reference signal should be referred to this AGND voltage. The AGND and DGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
24	VREFIN/VREFOUT	Reference Input/Output. This pin is connected to the internal reference and is the reference source for the ADC. The nominal internal reference voltage is 2.5 V, and this appears at this pin. It is recommended to decouple the $V_{REFIN}/V_{REFOUT}$ pin to AGND with a 470 nF capacitor. This pin can be overdriven by an external reference. The input voltage range for the external reference is 0.1 V to $V_{DD}$ ; however, ensure that the analog input range does not exceed $V_{DD} + 0.3$ V. See the Reference section.
25 to 28	V <sub>IN</sub> 0 to V <sub>IN</sub> 3	Analog Input 0 to Analog Input 3. Four analog input channels that are multiplexed into the on-chip track-and-hold. The analog inputs can be programmed as four single-ended inputs, two fully differential pairs, or two pseudo differential pairs by appropriately setting the MODE bits in the control register (see Table 10). Select the analog input channel to be converted either by writing to Address Bit ADD1 and Address Bit ADD0 in the control register prior to the conversion, or by using the on-chip sequencer. The input range for all input channels can either be 0 V to V <sub>REF</sub> or 0 V to 2 × V <sub>REF</sub> , and the coding can be binary or twos complement, depending on the states of the RANGE and CODING bits in the control register. To avoid noise pickup, connect any unused input channels to AGND.

### TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, unless otherwise noted.




Figure 3. PSRR vs. Supply Ripple Frequency Without Supply Decoupling




Figure 4. Channel-to-Channel Isolation




Figure 5. AD7934 SINAD vs. Analog Input Frequency for Various Supply Voltages




Figure 6. AD7934 FFT @  $V_{DD} = 5 V$ 




Figure 7. AD7934 Typical DNL @  $V_{DD} = 5 V$ 




Figure 8. AD7934 Typical INL @  $V_{DD} = 5 V$ 




Figure 9. AD7934 DNL vs.  $V_{REF}$  for  $V_{DD} = 3 V$ 




Figure 10. AD7934 ENOB vs. V<sub>REF</sub>




Figure 11. AD7934 Offset vs. V<sub>REF</sub>




Figure 12. AD7934 Histogram of Codes for 10,000 Samples @ V<sub>DD</sub> = 5 V with Internal Reference




Figure 13. CMRR vs. Common-Mode Ripple with  $V_{DD} = 5 \text{ V}$  and 3 V

### **TERMINOLOGY**

### **Integral Nonlinearity (INL)**

The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, 1 LSB below the first code transition, and full scale, 1 LSB above the last code transition.

### Differential Nonlinearity (DNL)

The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### **Offset Error**

The deviation of the first code transition (00...000) to (00...001) from the ideal (that is, AGND + 1 LSB).

### Offset Error Match

The difference in offset error between any two channels.

#### **Gain Error**

The deviation of the last code transition (111...110) to (111...111) from the ideal (that is,  $V_{\text{REF}}$  – 1 LSB) after the offset error has been adjusted out.

#### **Gain Error Match**

The difference in gain error between any two channels.

#### Zero-Code Error

This applies when using the twos complement output coding option, in particular to the  $2 \times V_{REF}$  input range with  $-V_{REF}$  to  $+V_{REF}$  biased about the  $V_{REFIN}$  point. It is the deviation of the midscale transition (all 0s to all 1s) from the ideal  $V_{IN}$  voltage (that is,  $V_{REF}$ ).

#### **Zero-Code Error Match**

The difference in zero-code error between any two channels.

### **Positive Gain Error**

This applies when using the twos complement output coding option, in particular to the  $2\times V_{\text{REF}}$  input range with  $-V_{\text{REF}}$  to  $+V_{\text{REF}}$  biased about the  $V_{\text{REFIN}}$  point. It is the deviation of the last code transition (011...110) to (011...111) from the ideal (that is,  $+V_{\text{REF}}-1$  LSB) after the zero-code error has been adjusted out.

### **Positive Gain Error Match**

The difference in positive gain error between any two channels.

### **Negative Gain Error**

This applies when using the twos complement output coding option, in particular to the  $2 \times V_{REF}$  input range with  $-V_{REF}$  to  $+V_{REF}$  biased about the  $V_{REF}$  point. It is the deviation of the first code transition (100...000) to (100...001) from the ideal (that is,  $-V_{REFIN}+1$  LSB) after the zero-code error has been adjusted out.

#### **Negative Gain Error Match**

The difference in negative gain error between any two channels.

#### Channel-to-Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between channels. It is measured by applying a full-scale sine wave signal to the three nonselected input channels and applying a 50 kHz signal to the selected channel. The channel-to-channel isolation is defined as the ratio of the power of the 50 kHz signal on the selected channel to the power of the noise signal on the unselected channels that appears in the FFT of this channel. The noise frequency on the unselected channels varies from 40 kHz to 740 kHz. The noise amplitude is at  $2\times V_{\text{REF}}$ , while the signal amplitude is at  $1\times V_{\text{REF}}$ . See Figure 4.

### Power Supply Rejection Ratio (PSRR)

PSRR is defined as the ratio of the power in the ADC output at full-scale frequency, f, to the power of a 100 mV p-p sine wave applied to the ADC  $V_{\rm DD}$  supply of frequency, f<sub>s</sub>. The frequency of the input varies from 1 kHz to 1 MHz.

$$PSRR (dB) = 10 \log(Pf/Pf_s)$$

where:

*Pf* is the power at frequency f in the ADC output.  $Pf_S$  is the power at frequency  $f_S$  in the ADC output.

### Common-Mode Rejection Ratio (CMRR)

CMRR is defined as the ratio of the power in the ADC output at full-scale frequency, f, to the power of a 100 mV p-p sine wave applied to the common-mode voltage of  $V_{\rm IN+}$  and  $V_{\rm IN-}$  of frequency,  $f_{\rm S}$ .

$$CMRR (dB) = 10 \log(Pf/Pf_S)$$

where:

*Pf* is the power at frequency f in the ADC output. *Pf*<sub>S</sub> is the power at frequency f<sub>S</sub> in the ADC output.

### Track-and-Hold Acquisition Time

The track-and-hold amplifier returns to track mode at the end of conversion. The track-and-hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within  $\pm \frac{1}{2}$  LSB, after the end of conversion.

### Signal-to-(Noise + Distortion) Ratio (SINAD)

This is the measured ratio of signal-to-noise and distortion at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $f_{SAMPLE}/2$ ), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise.

The theoretical signal-to-noise and distortion ratio for an ideal N-bit converter with a sine wave input is given by

$$SINAD = (6.02 N + 1.76) dB$$

Thus, for a 12-bit converter, SINAD is 74 dB, and for a 10-bit converter, SINAD is 62 dB.

### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of harmonics to the fundamental. For the AD7933/AD7934, it is defined as

THD (dB) = -20 log 
$$\left( \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1} \right)$$

where:

 $V_1$  is the rms amplitude of the fundamental.  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ , and  $V_6$  are the rms amplitudes of the second through the sixth harmonics.

### Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_{SAMPLE}/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak.

#### **Intermodulation Distortion**

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second-order terms include (fa + fb) and (fa – fb), while the third-order terms include (2fa + fb), (2fa – fb), (fa + 2fb), and (fa – 2fb).

The AD7933/AD7934 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second-order terms are usually distanced in frequency from the original sine waves, while the third-order terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The intermodulation distortion is calculated per the THD specification, as the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals, expressed in dB.

### **CONTROL REGISTER**

The control register on the AD7933/AD7934 is a 12-bit, write-only register. Data is written to this register using the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  pins. The functions of the control register bits are described in Table 8. At power-up, the default bit settings in the control

register are all 0s. When writing to the control register between conversions, ensure that  $\overline{CONVST}$  returns high before performing the write.

**Table 7. Control Register Bits** 

**LSB MSB** DB1 **DB11 DB10** DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB0 PM1 PM0 **CODING** REF ZERO ADD1 ADD0 MODE1 MODE0 SEQ1 SEQ0 **RANGE** 

**Table 8. Control Register Bit Function Description** 

Bit No.	Mnemonic	Description
11, 10	PM1, PM0	Power Management Bits. Use these two bits to select the power mode of operation. The user can choose between normal mode or various power-down modes of operation as shown in Table 9.
9	CODING	This bit selects the output coding of the conversion result. If the CODING bit is set to 0, the output coding is straight (natural) binary. If the CODING bit is set to 1, the output coding is twos complement.
8	REF	This bit selects whether the internal or external reference is used to perform the conversion. If the REF bit is Logic 0, an external reference should be applied to the VREF pin, and if it is Logic 1, the internal reference is selected. See the Reference section.
7	ZERO	This bit is not used; therefore, it should always be set to Logic 0.
6, 5	ADD1, ADD0	Use these two address bits to select which analog input channel is to be converted in the next conversion, if the sequencer is not being used, or to select the final channel in a consecutive sequence when the sequencer is being used (see Table 11 for more information). The selected input channel is decoded as shown in Table 10.
4, 3	MODE1, MODE0	The two mode pins select the type of analog input on the four V <sub>IN</sub> pins. The AD7933/AD7934 have either four single-ended inputs, two fully differential inputs, or two pseudo differential inputs (see Table 10).
2	SEQ1	The SEQ1 bit in the control register is used in conjunction with the SEQ0 bit to control the sequencer function (see Table 11).
1	SEQ0	The SEQ0 bit in the control register is used in conjunction with the SEQ1 bit to control the sequencer function (see Table 11).
0	RANGE	This bit selects the analog input range of the AD7933/AD7934. If RANGE is set to 0, the analog input range extends from 0 V to $V_{REF}$ . If RANGE is set to 1, the analog input range extends from 0 V to $2 \times V_{REF}$ . When this range is selected, $V_{DD}$ must be 4.75 V to 5.25 V if a 2.5 V reference is used; otherwise, care must be taken to ensure that the analog input remains within the supply rails. See the Analog Inputs section for more information.

Table 9. Power Mode Selection Using the Power Management Bits in the Control Register

PM1	PMO	Mode	Description
0	0	Normal Mode	When operating in normal mode, all circuitry is fully powered up at all times.
0	1	Autoshutdown	When operating in autoshutdown mode, the AD7933/AD7934 enters full shutdown mode at the end of each conversion. In this mode, all circuitry is powered down.
1	0	Autostandby	When the AD7933/AD7934 enters this mode, the reference remains fully powered, the reference buffer is partially powered down, and all other circuitry is fully powered down. This mode is similar to autoshutdown mode, but it allows the part to power up in 7 $\mu$ s (or 600 ns if an external reference is used). See the Power Modes of Operation section for more information.
1	1	Full Shutdown	When the AD7933/AD7934 enters this mode, all circuitry is powered down. The information in the control register is retained.

### **SEQUENCER OPERATION**

The configuration of the SEQ0 and SEQ1 bits in the control register allows use of the sequencer function. Table 11 outlines the two sequencer modes of operation.

### Writing to the Control Register to Program the Sequencer

The AD7933 and AD7934 need 13 full CLKIN periods to perform a conversion. If the ADC does not receive the full 13 CLKIN periods, the conversion aborts. If a conversion is

aborted after applying 12.5 CLKIN periods to the ADC, ensure that a rising edge of CONVST or a falling edge of CLKIN is applied to the part before writing to the control register to program the sequencer. If these conditions are not met, the sequencer will not be in the correct state to handle being reprogrammed for another sequence of conversions and the performance of the converter is not guaranteed.

**Table 10. Analog Input Type Selection** 

		MODE0 = 0, MODE1 = 0		MODE0 = 0, MODE1 = 1		MODE0 = 1, MODE1 = 0		MODE0 = 1, MODE1 = 1
Channel Address		Four Single-Ended Input Channels		Two Fully Differential Input Channels		Two Pseudo Differential Input Channels		Not Used
ADD1	ADD0	V <sub>IN+</sub>	V <sub>IN</sub> _	V <sub>IN+</sub>	V <sub>IN</sub> _	V <sub>IN+</sub>	V <sub>IN</sub> _	
0	0	V <sub>IN</sub> 0	AGND	V <sub>IN</sub> 0	V <sub>IN</sub> 1	V <sub>IN</sub> 0	V <sub>IN</sub> 1	
0	1	V <sub>IN</sub> 1	AGND	V <sub>IN</sub> 1	V <sub>IN</sub> 0	V <sub>IN</sub> 1	V <sub>IN</sub> O	
1	0	V <sub>IN</sub> 2	AGND	V <sub>IN</sub> 2	V <sub>IN</sub> 3	V <sub>IN</sub> 2	V <sub>IN</sub> 3	
1	1	V <sub>IN</sub> 3	AGND	V <sub>IN</sub> 3	V <sub>IN</sub> 2	V <sub>IN</sub> 3	V <sub>IN</sub> 2	

**Table 11. Sequence Selection Modes** 

SEQ0	SEQ1	Sequence Type
0	0	Select this configuration when the sequence function is not used. The analog input channel selected on each individual conversion is determined by the contents of ADD1 and ADD0, the channel address bits, in each prior write operation. This mode of operation reflects the normal operation of a multichannel ADC, without using the sequencer function, where each write to the AD7933/AD7934 selects the next channel for conversion.
0	1	Not used.
1	0	Not used.
1	1	Use this configuration in conjunction with ADD1 and ADD0, the channel address bits, to program continuous conversions on a consecutive sequence of channels. The sequence of channels extends from Channel 0 through to a selected final channel as determined by the channel address bits in the control register. When in differential or pseudo differential mode, inverse channels (for example, $V_{IN}1$ , $V_{IN}0$ ) are not converted.

### **CIRCUIT INFORMATION**

The AD7933/AD7934 are fast, 4-channel, 10-bit and 12-bit, single-supply, successive approximation analog-to-digital converters. The parts operate from a 2.7 V to 5.25 V power supply and feature throughput rates up to 1.5 MSPS.

The AD7933/AD7934 provide the user with an on-chip track-and-hold, an internal accurate reference, an analog-to-digital converter, and a parallel interface housed in a 28-lead TSSOP package.

The AD7933/AD7934 have four analog input channels that can be configured to be four single-ended inputs, two fully differential pairs, or two pseudo differential pairs. There is an on-chip channel sequencer that allows the user to select a consecutive sequence of channels through which the ADC can cycle with each falling edge of CONVST.

The analog input range for the AD7933/AD7934 is 0 V to  $V_{REF}$  or 0 V to  $2 \times V_{REF}$ , depending on the status of the RANGE bit in the control register. The output coding of the ADC can be either binary or twos complement, depending on the status of the CODING bit in the control register.

The AD7933/AD7934 provide flexible power management options to allow users to achieve the best power performance for a given throughput rate. These options are selected by programming PM1 and PM0, the power management bits, in the control register.

### **CONVERTER OPERATION**

The AD7933/AD7934 are successive approximation ADCs based around two capacitive digital-to-analog converters (DACs). Figure 14 and Figure 15 show simplified schematics of the ADC in acquisition and conversion phase, respectively. The ADC comprises control logic, a SAR, and two capacitive DACs. Both figures show the operation of the ADC in differential/pseudo differential modes. Single-ended mode operation is similar but  $V_{\rm IN-}$  is internally tied to AGND. In acquisition phase, SW3 is closed, SW1 and SW2 are in Position A, the comparator is held in a balanced condition, and the sampling capacitor arrays acquire the differential signal on the input.




Figure 14. ADC Acquisition Phase

When the ADC starts a conversion (see Figure 15), SW3 opens and SW1 and SW2 move to Position B, causing the comparator to become unbalanced. Both inputs are disconnected once the conversion begins. The control logic and charge redistribution DACs are used to add and subtract fixed amounts of charge from the sampling capacitor arrays to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the output code of the ADC. The output impedances of the sources driving the  $V_{\rm IN+}$  and the  $V_{\rm IN-}$  pins must match; otherwise, the two inputs have different settling times, resulting in errors.




Figure 15. ADC Conversion Phase

### **ADC TRANSFER FUNCTION**

The output coding for the AD7933/AD7934 is either straight binary or twos complement, depending on the status of the CODING bit in the control register. The designed code transitions occur at successive LSB values (1 LSB, 2 LSBs, and so on), and the LSB size is  $V_{\text{REF}}/1024$  for the AD7933 and  $V_{\text{REF}}/4096$  for the AD7934. The ideal transfer characteristics of the AD7933/AD7934 for both straight binary and twos complement output coding are shown in Figure 16 and Figure 17, respectively.




Figure 16. AD7933/AD7934 Ideal Transfer Characteristic with Straight Binary Output Coding




Figure 17. AD7933/AD7934 Ideal Transfer Characteristic with Twos Complement Output Coding and  $2 \times V_{REF}$  Range

#### TYPICAL CONNECTION DIAGRAM

Figure 18 shows a typical connection diagram for the AD7933/AD7934. The AGND and DGND pins are connected together at the device for good noise suppression. If the internal reference is used, the V<sub>REFIN</sub>/V<sub>REFOUT</sub> pin is decoupled to AGND with a 0.47 μF capacitor to avoid noise pickup. Alternatively, V<sub>REFIN</sub>/V<sub>REFOUT</sub> can be connected to an external reference source. In this case, decouple the reference pin with a 0.1 µF capacitor. In both cases, the analog input range can either be 0 V to  $V_{\text{REF}}$ (RANGE bit = 0) or 0 V to  $2 \times V_{REF}$  (RANGE bit = 1). The analog input configuration can be either four single-ended inputs, two differential pairs, or two pseudo differential pairs (see Table 10). The V<sub>DD</sub> pin is connected to either a 3 V or 5 V supply. The voltage applied to the VDRIVE input controls the voltage of the digital interface. As shown in Figure 18, it is connected to the same 3 V supply of the microprocessor to allow a 3 V logic interface (see the Digital Inputs section).




Figure 18. Typical Connection Diagram

### **ANALOG INPUT STRUCTURE**

Figure 19 shows the equivalent circuit of the analog input structure of the AD7933/AD7934 in differential/pseudo differential modes. In single-ended mode,  $V_{\rm IN-}$  is internally tied to AGND. The four diodes provide ESD protection for the analog inputs. Ensure that the analog input signals never exceed the supply rails by more than 300 mV; doing so causes these diodes to become forward-biased and start conducting into the substrate. These diodes can conduct up to 10 mA without causing irreversible damage to the part.

The C1 capacitors in Figure 19 are typically 4 pF and can primarily be attributed to pin capacitance. The resistors are lumped components made up of the on resistance of the switches. The value of these resistors is typically about 100  $\Omega$ . The C2 capacitors are the sampling capacitors of the ADC and typically have a capacitance of 45 pF.

For ac applications, removing high frequency components from the analog input signal is recommended by using an RC low-pass filter on the relevant analog input pins. In applications where harmonic distortion and signal-to-noise ratio are critical, drive the analog input from a low impedance source. Large source impedances significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op amp is a function of the particular application.




Figure 19. Equivalent Analog Input Circuit, Conversion Phase: Switches Open, Track Phase: Switches Closed

When no amplifier is used to drive the analog input, limit the source impedance to low values. The maximum source impedance depends on the amount of THD that can be tolerated. The THD increases as the source impedance increases and performance degrades. Figure 20 and Figure 21 show a graph of the THD vs. source impedance with a 50 kHz input tone for both  $V_{\rm DD} = 5~\rm V$  and 3 V in single-ended mode and fully differential mode, respectively.




Figure 20. THD vs. Source Impedance in Single-Ended Mode




Figure 21. THD vs. Source Impedance in Fully Differential Mode

Figure 22 shows a graph of the THD vs. the analog input frequency for various supplies, while sampling at 1.5 MHz with an SCLK of 25.5 MHz. In this case, the source impedance is 10  $\Omega$ .




Figure 22. THD vs. Analog Input Frequency for Various Supply Voltages

### **ANALOG INPUTS**

The AD7933/AD7934 have software selectable analog input configurations. Users can choose from among the following configurations: four single-ended inputs, two fully differential pairs, or two pseudo differential pairs. The analog input configuration is chosen by setting the MODE0/MODE1 bits in the internal control register (see Table 10).

### Single-Ended Mode

The AD7933/AD7934 can have four single-ended analog input channels by setting the MODE0 and MODE1 bits in the control register to 0. In applications where the signal source has a high impedance, it is recommended to buffer the analog input before applying it to the ADC. An amplifier suitable for this function is the AD8021. The analog input range of the AD7933/AD7934 can be programmed to be either 0 V to VREF, or 0 V to 2  $\times$  VREF.

If the analog input signal to be sampled is bipolar, the internal reference of the ADC can be used to externally bias up this signal to make it the correct format for the ADC.

Figure 23 shows a typical connection diagram when operating the ADC in single-ended mode. This diagram shows a bipolar signal of amplitude  $\pm 1.25$  V being preconditioned before it is applied to the AD7933/AD7934. In cases where the analog input amplitude is  $\pm 2.5$  V, the 3R resistor can be replaced with a resistor of value R. The resultant voltage on the analog input of the AD7933/AD7934 is a signal ranging from 0 V to 5 V. In this case, the  $2\times V_{REF}$  mode can be used.




Figure 23. Single-Ended Mode Connection Diagram

### **Differential Mode**

The AD7933/AD7934 can have two differential analog input pairs by setting the MODE0 and MODE1 bits in the control register to 0 and 1, respectively.

Differential signals have some benefits over single-ended signals, including noise immunity based on the device's common-mode rejection and improvements in distortion performance. Figure 24 defines the fully differential analog input of the AD7933/AD7934.




Figure 24. Differential Input Definition

The amplitude of the differential signal is the difference between the signals applied to the  $V_{\rm IN+}$  and  $V_{\rm IN-}$  pins in each differential pair (that is,  $V_{\rm IN+}-V_{\rm IN-}$ ).  $V_{\rm IN+}$  and  $V_{\rm IN-}$  should be simultaneously driven by two signals, each of amplitude  $V_{REF}$  (or  $2 \times V_{REF}$  depending on the range chosen) that are 180° out of phase. The amplitude of the differential signal is, therefore,  $-V_{REF}$  to  $+V_{REF}$  peak-to-peak (that is,  $2 \times V_{REF}$ ). This is regardless of the common mode (CM). The common mode is the average of the two signals (that is  $(V_{IN+} + V_{IN-})/2$ ) and is, therefore, the voltage on which the two inputs are centered. This results in the span of each input being CM  $\pm$  V<sub>REF</sub>/2. This voltage has to be set up externally and its range varies with the reference value,  $V_{\text{REF}}$ . As the value of  $V_{\text{REF}}$  increases, the common-mode range decreases. When driving the inputs with an amplifier, the actual common-mode range is determined by the output voltage swing of the amplifier.

Figure 25 and Figure 26 show how the common-mode range typically varies with  $V_{\text{REF}}$  for a 5 V power supply using the 0 V to  $V_{\text{REF}}$  range or 2 ×  $V_{\text{REF}}$  range, respectively. The common mode must be in this range to guarantee the functionality of the AD7933/AD7934.

When a conversion takes place, the common mode is rejected, resulting in a virtually noise-free signal of amplitude  $-V_{\text{REF}}$  to  $+V_{\text{REF}}$  corresponding to the digital codes of 0 to 1024 for the AD7933, and 0 to 4096 for the AD7934. If the  $2\times V_{\text{REF}}$  range is used, the input signal amplitude extends from  $-2\ V_{\text{REF}}$  to  $+2\ V_{\text{REF}}$ .




Figure 25. Input Common-Mode Range vs.  $V_{REF}$ (0 V to  $V_{REF}$  Range,  $V_{DD} = 5 V$ )




Figure 26. Input Common-Mode Range vs.  $V_{REF}$ (2 ×  $V_{REF}$  Range,  $V_{DD} = 5 V$ )

### **Driving Differential Inputs**

Differential operation requires that  $V_{\rm IN+}$  and  $V_{\rm IN-}$  be simultaneously driven with two equal signals that are 180° out of phase. The common mode must be set up externally and has a range that is determined by  $V_{\rm REF}$ , the power supply, and the particular amplifier used to drive the analog inputs. Differential modes of operation with either an ac or dc input provide the best THD performance over a wide frequency range. Since not all applications have a signal preconditioned for differential operation, there is often a need to perform single-ended-to-differential conversion.

### **Using an Op Amp Pair**

An op amp pair can be used to directly couple a differential signal to one of the analog input pairs of the AD7933/AD7934. The circuit configurations shown in Figure 27 and Figure 28 show how a dual op amp converts a single-ended signal into a differential signal for both a bipolar and unipolar input signal, respectively.

The voltage applied to Point A sets up the common-mode voltage. In both diagrams, it is connected in some way to the reference, but any value in the common-mode range can be input here to set up the common mode. The AD8022 is a suitable dual op amp that can be used in this configuration to provide differential drive to the AD7933/AD7934.

Take care when choosing the op amp; the selection depends on the required power supply and system performance objectives. The driver circuits in Figure 27 and Figure 28 are optimized for dc coupling applications requiring best distortion performance.

The circuit configuration shown in Figure 27 is configured to convert and level shift a single-ended, ground-referenced (bipolar) signal to a differential signal centered at the  $V_{\text{REF}}$  level of the ADC.

The circuit in Figure 28 converts a unipolar, single-ended signal into a differential signal.




Figure 27. Dual Op Amp Circuit to Convert a Single-Ended Bipolar Signal into a Unipolar Differential Signal




Figure 28. Dual Op Amp Circuit to Convert a Single-Ended Unipolar Signal into a Differential Signal

Another method of driving the AD7933/AD7934 is to use the AD8138 differential amplifier. The AD8138 can be used as a single-ended-to-differential amplifier, or differential-to-differential amplifier. The device is as easy to use as an op amp and greatly simplifies differential signal amplification and driving.

### **Pseudo Differential Mode**

The AD7933/AD7934 can have two pseudo differential pairs by setting the MODE0 and MODE1 bits in the control register to 1 and 0, respectively.  $V_{\rm IN}+$  is connected to the signal source and must have an amplitude of  $V_{\rm REF}$  (or  $2\times V_{\rm REF}$  depending on the range chosen) to make use of the full dynamic range of the part. A dc input is applied to the  $V_{\rm IN}-$  pin. The voltage applied to this input provides an offset from ground or a pseudo ground for the  $V_{\rm IN}+$  input. The benefit of pseudo differential inputs is that they separate the analog input signal ground from the ADC ground, allowing the cancellation of dc common-mode voltages. Typically, this range can extend to -0.3 V to +0.7 V when  $V_{\rm DD}=3$  V, or -0.3 V to +1.8 V when  $V_{\rm DD}=5$  V. Figure 29 shows a connection diagram for pseudo differential mode.




Figure 29. Pseudo Differential Mode Connection Diagram

#### **ANALOG INPUT SELECTION**

As shown in Table 10, users can set up their analog input configuration by setting the values in the MODE0 and MODE1 bits in the control register. Assuming the configuration has been chosen, there are two different ways of selecting the analog input to be converted depending on the state of the SEQ0 and SEQ1 bits in the control register.

### Traditional Multichannel Operation (SEQ0 = SEQ1 = 0)

Any one of four analog input channels or two pairs of channels can be selected for conversion in any order by setting the SEQ0 and SEQ1 bits in the control register to 0. The channel to be converted is selected by writing to the address bits, ADD1 and ADD0, in the control register to program the multiplexer prior to the conversion. This mode of operation is that of a traditional multichannel ADC where each data write selects the next channel for conversion. Figure 30 shows a flowchart of this mode of operation. The channel configurations are shown in Table 10.




Figure 30. Traditional Multichannel Operation Flow Chart

# Using the Sequencer: Consecutive Sequence (SEQ0 = 1, SEQ1 = 1)

A sequence of consecutive channels can be converted beginning with Channel 0 and ending with a final channel selected by writing to the ADD1 and ADD0 bits in the control register. This is done by setting the SEQ0 and SEQ1 bits in the control register both to 1. Once the control register is written to, the next conversion is on Channel 0, then Channel 1, and so on until the channel selected by the Address Bit ADD1 and Address Bit ADD0 is reached. The ADC then returns to Channel 0 and

starts the sequence again. The  $\overline{\text{WR}}$  input must be kept high to ensure that the control register is not accidentally overwritten and the sequence interrupted. This pattern continues until the AD7933/AD7934 is written to. Figure 31 shows the flowchart of the consecutive sequence mode.




Figure 31. Consecutive Sequence Mode Flow Chart

#### REFERENCE

The AD7933/AD7934 can operate with either the on-chip reference or an external reference. The internal reference is selected by setting the REF bit in the internal control register to 1. A block diagram of the internal reference circuitry is shown in Figure 32. The internal reference circuitry includes an on-chip 2.5 V band gap reference and a reference buffer. When using the internal reference, decouple the  $V_{\text{REFIN}}/V_{\text{REFOUT}}$  pin to AGND with a 0.47  $\mu\text{F}$  capacitor. This internal reference not only provides the reference for the analog-to-digital conversion, but it can also be used externally in the system. It is recommended that the reference output is buffered using an external precision op amp before applying it anywhere in the system.




Figure 32. Internal Reference Circuit Block Diagram

Alternatively, an external reference can be applied to the  $V_{\text{REFIN}}/V_{\text{REFOUT}}$  pin of the AD7933/AD7934. An external reference input is selected by setting the REF bit in the internal control register to 0. The external reference input range is 0.1 V to  $V_{\text{DD}}$ . It is important to ensure that, when choosing the reference value, the maximum analog input range ( $V_{\text{IN MAX}}$ ) is never greater than  $V_{\text{DD}}+0.3$  V to comply with the maximum ratings of the device. For example, if operating in differential mode and the reference is sourced from  $V_{\text{DD}}$ , the 0 V to  $2\times V_{\text{REF}}$  range cannot be used. This is because the analog input signal range now extends to  $2\times V_{\text{DD}}$ , which exceeds the maximum rating conditions. In the pseudo differential modes, the user must ensure that  $V_{\text{REF}}+V_{\text{IN-}} \leq V_{\text{DD}}$  when using the 0 V to  $V_{\text{REF}}$  range, or when using the  $2\times V_{\text{REF}}$  range that  $2\times V_{\text{REF}}+V_{\text{IN-}} \leq V_{\text{DD}}$ .

In all cases, the specified reference is 2.5 V.

The performance of the part with different reference values is shown in Figure 9 to Figure 11. The value of the reference sets the analog input span and the common-mode voltage range. Errors in the reference source result in gain errors in the AD7933/AD7934 transfer function and add to the specified full-scale errors on the part.

Table 12 lists suitable voltage references available from Analog Devices that can be used. Figure 33 shows a typical connection diagram for an external reference.

Table 12. Examples of Suitable Voltage References

Reference	Output Voltage (V)	Initial Accuracy (% maximum)	Operating Current (µA)
AD780	2.5/3	0.04	1000
ADR421	2.5	0.04	500
ADR420	2.048	0.05	500




Figure 33. Typical V<sub>REF</sub> Connection Diagram

### **Digital Inputs**

The digital inputs applied to the AD7933/AD7934 are not limited by the maximum ratings that limit the analog inputs. Instead, the digital inputs applied can go to 7 V and are not restricted by the  $V_{\rm DD}+0.3~\rm V$  limit that is on the analog inputs.

Another advantage of the digital inputs not being restricted by the  $V_{\rm DD}$  + 0.3 V limit is the fact that power supply sequencing issues are avoided. If any of these inputs are applied before  $V_{\rm DD}$ , there is no risk of latch-up as there would be on the analog inputs if a signal greater than 0.3 V was applied prior to  $V_{\rm DD}$ .

### **V**<sub>DRIVE</sub> **Input**

The AD7933/AD7934 have a  $V_{\text{DRIVE}}$  feature.  $V_{\text{DRIVE}}$  controls the voltage at which the parallel interface operates.  $V_{\text{DRIVE}}$  allows the ADC to easily interface to 3 V and 5 V processors.

For example, if the AD7933/AD7934 are operated with a  $V_{\rm DD}$  of 5 V, and the  $V_{\rm DRIVE}$  pin is powered from a 3 V supply, the AD7933/AD7934 have better dynamic performance with a  $V_{\rm DD}$  of 5 V while still being able to interface to 3 V processors. Ensure that  $V_{\rm DRIVE}$  does not exceed  $V_{\rm DD}$  by more than 0.3 V (see the Absolute Maximum Ratings section).

### **PARALLEL INTERFACE**

The AD7933/AD7934 have a flexible, high speed, parallel interface. This interface is 10 bits (AD7933) or 12 bits (AD7934) wide and is capable of operating in either word (W/ $\overline{B}$  tied high) or byte (W/ $\overline{B}$  tied low) mode. The  $\overline{CONVST}$  signal is used to initiate conversions and, when operating in autoshutdown or autostandby mode, it is used to initiate power-up.

A falling edge on the  $\overline{CONVST}$  signal is used to initiate conversions, and it also puts the ADC track-and-hold into track. Once the  $\overline{CONVST}$  signal goes low, the BUSY signal goes high for the duration of the conversion. In between conversions,  $\overline{CONVST}$  must be brought high for a minimum time of  $t_1$ . This must happen after the  $14^{th}$  falling edge of CLKIN; otherwise, the conversion is aborted and the track-and-hold goes back into track.

At the end of the conversion, BUSY goes <u>low</u> and <u>can</u> be used to activate an interrupt service routine. The <u>CS</u> and <u>RD</u> lines are then activated in parallel to read the 10 bits or 12 bits of conversion data. When <u>power supplies</u> are first applied to the device, a rising edge on <u>CONVST</u> is necessary to put the trackand-hold into track. The <u>acquisition</u> time of 125 ns minimum must be allowed before <u>CONVST</u> is brought low to initiate a <u>conversion</u>. The ADC then goes into hold on the falling edge of <u>CONVST</u> and back into track on the 13<sup>th</sup> rising edge of <u>CLKIN</u> after this (see Figure 34). When operating the device in autoshutdown or autostandby mode, where the ADC powers <u>down at the end of each conversion</u>, a rising edge on the <u>CONVST</u> signal is used to power up the device.




Figure 34, AD7933/AD7934 Parallel Interface—Conversion and Read Cycle Timing in Word Mode ( $W/\overline{B} = 1$ )

### Reading Data from the AD7933/AD7934

With the  $W/\overline{B}$  pin tied logic high, the AD7933/AD7934 interface operates in word mode. In this case, a single read operation from the device accesses the conversion data-word on Pin DB0 to Pin DB11 (12-bit word) and Pin DB2 to DB11 (10-bit word). The DB8/HBEN pin assumes its DB8 function. With the  $W/\overline{B}$  pin tied to logic low, the AD7933/AD7934 interface operates in byte mode. In this case, the DB8/HBEN pin assumes its HBEN function.

Conversion data from the AD7933/AD7934 must be accessed in two read operations with eight bits of data provided on DB0 to DB7 for each of the read operations. The HBEN pin determines whether the read operation accesses the high byte or the low byte of the 12- or 10-bit word. For a low byte read, DB0 to DB7 provide the eight LSBs of the 12-bit word. For 10-bit operation, the two LSBs of the low byte are 0s and are followed by six bits of conversion data. For a high byte read, DB0 to DB3 provide the four MSBs of the 12-/10-bit word. DB4 and DB5 of the high byte provide the Channel ID. DB6 and DB7 are always 0.

Figure 34 shows the read cycle timing diagram for a 12- or 10-bit transfer. When operating in word mode, the HBEN input does not exist and only the first read operation is required to access data from the device. When operating in byte mode, the two read cycles shown in Figure 35 are required to access the full data-word from the device.

The  $\overline{CS}$  and  $\overline{RD}$  signals are gated internally and the level is triggered active low. In either word mode or byte mode,  $\overline{CS}$  and  $\overline{RD}$  can be tied together as the timing specifications for  $t_{10}$  and  $t_{11}$  are 0 ns minimum. This means the bus is constantly driven by the AD7933/AD7934.

The data is placed onto the data bus a time  $t_{13}$  after both  $\overline{CS}$  and  $\overline{RD}$  go low. The  $\overline{RD}$  rising edge can be used to latch data out of the device. After a time,  $t_{14}$ , the data lines become three-stated.

Alternatively,  $\overline{CS}$  and  $\overline{RD}$  can be tied permanently low, and the conversion data is valid and placed onto the data bus a time,  $t_9$ , before the falling edge of BUSY.

Note that if  $\overline{\text{RD}}$  is pulsed during the conversion time, this causes a degradation in linearity performance of approximately 0.25 LSB. Reading during conversion, by way of tying  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  low, does not cause any degradation.




Figure 35. AD7933/AD7934 Parallel Interface—Read Cycle Timing for Byte Mode Operation ( $W/\overline{B} = 0$ )

### Writing Data to the AD7933/AD7934

With W/B tied logic high, a single write operation transfers the full data-word on DB0 to DB11 to the control register on the AD7933/AD7934. The DB8/HBEN pin assumes its DB8 function. Data written to the AD7933/AD7934 should be provided on the DB0 to DB11 inputs, with DB0 being the LSB of the data-word. With W/B tied logic low, the AD7933/AD7934 requires two write operations to transfer a full 12-bit word. DB8/HBEN assumes its HBEN function. Data written to the AD7933/AD7934 should be provided on the DB0 to DB7 inputs. HBEN determines whether the byte written is high byte or low byte data. The low byte of the data-word has DB0 being the LSB of the full data-word. For the high byte write, HBEN should be high and the data on the DB0 input should be Data Bit 8 of the 12-bit word.

Figure 36 shows the write cycle timing diagram of the AD7933/AD7934 in word mode. When operating in word mode, the HBEN input does not exist and only one write operation is required to write the word of data to the device. Provide data on DB0 to DB11. When operating in byte mode, the two write cycles shown in Figure 37 are required to write the full data-word to the AD7933/AD7934. In Figure 37, the first write transfers the lower eight bits of the data-word from DB0 to DB7, and the second write transfers the upper four bits of the data-word.

When writing to the AD7933/AD7934, the top four bits in the high byte must be 0s.

The data is latched into the device on the rising edge of WR. The data needs to be set up a time,  $t_7$ , before the  $\overline{WR}$  rising edge and held for a time,  $t_8$ , after the  $\overline{WR}$  rising edge. The  $\overline{CS}$  and  $\overline{WR}$  signals are gated internally.  $\overline{CS}$  and  $\overline{WR}$  can be tied together as the timing specifications for  $t_4$  and  $t_5$  are 0 ns minimum (assuming  $\overline{CS}$  and  $\overline{RD}$  have not already been tied together).




Figure 36. AD7933/AD7934 Parallel Interface—Write Cycle Timing for Word Mode Operation ( $W/\overline{B} = 1$ )




Figure 37. AD7933/AD7934 Parallel Interface—Write Cycle Timing for Byte Mode Operation ( $W/\overline{B} = 0$ )

### **POWER MODES OF OPERATION**

The AD7933/AD7934 have four different power modes of operation. These modes are designed to provide flexible power management options. Different options can be chosen to optimize the power dissipation/throughput rate ratio for differing applications. The mode of operation is selected by PM1 and PM0, the power management bits, in the control register (see Table 9 for details). When power is first applied to the AD7933/AD7934, an on-chip, power-on reset circuit ensures the default power-up condition is normal mode.

Note that, after power-on, track-and-hold is in hold mode, and the first rising edge of CONVST places the track-and-hold into track mode.

### Normal Mode (PM1 = PM0 = 0)

This mode is intended for the fastest throughput rate performance wherein the user does not have to worry about any power-up times because the AD7933/AD7934 remain fully powered up at all times. At power-on reset, this mode is the default setting in the control register.

#### Autoshutdown (PM1 = 0; PM0 = 1)

In this mode of operation, the AD7933/AD7934 automatically enter full shutdown at the end of each conversion, shown at Point A in Figure 34 and Figure 38. In shutdown mode, all internal circuitry on the device is powered down. The part retains information in the control register during shutdown. The track-and-hold also goes into hold at this point and remains in hold as long as the device is in shutdown. The AD7933/AD7934 remains in shutdown mode until the next rising edge of CONVST (see Point B in Figure 34 and Figure 38). In order to keep the device in shutdown for as long as possible, CONVST should idle low between conversions, as shown in Figure 38. On this rising edge, the part begins to power up and the track-and-hold returns to track mode. The power-up time required is 10 ms minimum regardless of whether the user is operating with the internal or external reference. The user should ensure that the power-up time has elapsed before initiating a conversion.


### Autostandby (PM1 = 1; PM0 = 0)

In this mode of operation, the AD7933/AD7934 automatically enter standby mode at the end of each conversion, shown as Point A in Figure 34. When this mode is entered, all circuitry on the AD7933/AD7934 is powered down except for the reference and reference buffer. The track-and-hold goes into hold at this point and remains in hold as long as the device is in standby. The part remains in standby until the next rising edge of  $\overline{CONVST}$  powers up the device. The power-up time required depends on whether the internal or external reference is used. With an external reference, the power-up time required is a minimum of 600 ns, while using the internal reference, the power-up time required is a minimum of 7  $\mu$ s. The user should ensure this power-up time has elapsed before initiating another conversion as shown in Figure 38. This rising edge of  $\overline{CONVST}$  also places the track-and-hold back into track mode.

### Full Shutdown Mode (PM1 = 1; PM0 = 1)

When this mode is entered, all circuitry on the AD7933/AD7934 is powered down upon completion of the write operation, that is, on the rising edge of  $\overline{WR}$ . The track-and-hold enters hold mode at this point. The part retains the information in the control register while in shutdown. The AD7933/AD7934 remain in full shutdown mode, with the track-and-hold in hold mode, until the power management bits (PM1 and PM0) in the control register are changed. If a write to the control register occurs while the part is in full shutdown mode, and the power management bits are changed to PM0 = PM1 = 0 (normal mode), the part begins to power up on the  $\overline{WR}$  rising edge, and the track-and-hold returns to track. To ensure the part is fully powered up before a conversion is initiated, the power-up time of 10 ms minimum should be allowed before the  $\overline{CONVST}$  falling edge; otherwise, invalid data is read.

Note that all power-up times quoted apply with a 470 nF capacitor on the  $V_{\text{REFIN}}$  pin.



### **POWER vs. THROUGHPUT RATE**

A considerable advantage of powering the ADC down after a conversion is that the power consumption of the part is significantly reduced at lower throughput rates. When using the different power modes, the AD7933/AD7934 are only powered up for the duration of the conversion. Therefore, the average power consumption per cycle is significantly reduced. Figure 39 shows a plot of power vs. throughput rate when operating in autostandby mode for both  $V_{\rm DD}$  = 5 V and 3 V. For example, if the device runs at a throughput rate of 10 kSPS, the overall cycle time is 100  $\mu s$ . If the maximum CLKIN frequency of 25.5 MHz is used, the conversion time accounts for only 0.525  $\mu s$  of the overall cycle time while the AD7933/AD7934 remains in standby mode for the remainder of the cycle.

Figure 40 shows a plot of the power vs. the throughput rate when operating in normal mode for both  $V_{\rm DD}$  = 5 V and 3 V. In both plots, the figures apply when using the internal reference. If an external reference is used, the power-up time reduces to 600 ns; therefore, the AD7933/AD7934 remains in standby for a greater time in every cycle. Additionally, the current consumption, when converting, should be lower than the specified maximum of 2.7 mA with  $V_{\rm DD}$  = 5 V, or 2.0 mA with  $V_{\rm DD}$  = 3 V, respectively.




Figure 39. Power vs. Throughput in Autostandby Mode Using Internal Reference




Figure 40. Power vs. Throughput in Normal Mode Using Internal Reference

# MICROPROCESSOR INTERFACING AD7933/AD7934 to ADSP-21xx Interface

Figure 41 shows the AD7933/AD7934 interfaced to the ADSP-21xx series of DSPs as a memory-mapped device. A single wait state may be necessary to interface the AD7933/AD7934 to the ADSP-21xx, depending on the clock speed of the DSP. The wait state can be programmed via the data memory wait state control register of the ADSP-21xx (see the ADSP-21xx family User's Manual for details). The following instruction reads from the AD7933/AD7934:

$$MR = DM (ADC)$$

where *ADC* is the address of the AD7933/AD7934.




Figure 41. Interfacing to the ADSP-21xx

#### AD7933/AD7934 to ADSP-21065L Interface

Figure 42 shows a typical interface between the AD7933/AD7934 and the ADSP-21065L SHARC\* processor. This interface is an example of one of three DMA handshake modes. The  $\overline{\text{MS}_X}$  control line is actually three memory select lines. Internal ADDR<sub>25 to 24</sub> are decoded into  $\overline{\text{MS}_{3 \text{ to 0}}}$ , these lines are then asserted as chip selects. The  $\overline{\text{DMAR}_1}$  (DMA Request 1) is used in this setup as the interrupt to signal the end of the conversion. The rest of the interface is standard handshaking operation.




Figure 42. Interfacing to the ADSP-21065L

# AD7933/AD7934 to TMS32020, TMS320C25, and TMS320C5x Interface

Parallel interfaces between the AD7933/AD7934 and the TMS32020, TMS320C25 and TMS320C5x family of DSPs are shown in Figure 43. Select the memory-mapped address for the AD7933/AD7934 to fall in the I/O memory space of the DSPs. The parallel interface on the AD7933/AD7934 is fast enough to interface to the TMS32020 with no extra wait states. If high speed glue logic, such as 74AS devices, is used to drive the  $\overline{\text{RD}}$  and the  $\overline{\text{WR}}$  lines when interfacing to the TMS320C25, no wait states are necessary. However, if slower logic is used, data accesses may be slowed sufficiently when reading from, and writing to, the part to require the insertion of one wait state. Extra wait states are necessary when using the TMS320C5x at their fastest clock speeds (see the TMS320C5x User's Guide for details).

Data is read from the ADC using the following instruction:

IN D, ADC

where:

*D* is the data memory address. *ADC* is the AD7933/AD7934 address.




Figure 43. Interfacing to TMS32020/TMS320C25/TMS320C5x

#### AD7933/AD7934 to 80C186 Interface

Figure 44 shows the AD7933/AD7934 interfaced to the 80C186 microprocessor. The 80C186 DMA controller provides two independent, high speed DMA channels where data transfers can occur between memory and I/O spaces. Each data transfer consumes two bus cycles, one cycle to fetch data and the other to store data. After the AD7933/AD7934 finish a conversion, the BUSY line generates a DMA request to Channel 1 (DRQ1). Because of the interrupt, the processor performs a DMA read operation, which also resets the interrupt latch. Sufficient priority must be assigned to the DMA channel to ensure that the DMA request is serviced before the completion of the next conversion.




Figure 44. Interfacing to the 80C186

### **APPLICATION HINTS**

### **GROUNDING AND LAYOUT**

Design the printed circuit board that houses the AD7933/AD7934 so that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Generally, a minimum etch technique is best for ground planes because it offers optimum shielding. Join digital and analog ground planes in only one place, establishing a star ground point connection as close as possible to the ground pins on the AD7933/AD7934. Avoid running digital lines under the device because this couples noise onto the die. However, the analog ground plane should be allowed to run under the AD7933/AD7934 to avoid noise coupling. To provide low impedance paths and reduce the effects of glitches on the power supply line, use as large a trace as possible on the power supply lines to the AD7933/AD7934.

Shield fast switching signals, such as clocks, with digital ground to avoid radiating noise to other sections of the board, and never run clock signals near the analog inputs. Avoid crossover of digital and analog signals. To reduce the effects of feedthrough through the board, run traces on opposite sides of the board at right angles to each other. A microstrip technique is by far the best, but it is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, while signals are placed on the solder side.


Good decoupling is also important. Decouple all analog supplies with 10  $\mu F$  tantalum capacitors in parallel with 0.1  $\mu F$  capacitors to GND. To achieve the best performance from these decoupling components, they must be placed as close as possible to the device, ideally right up against the device. The 0.1  $\mu F$  capacitors should have a low effective series resistance (ESR) and effective series inductance (ESI), such as the common ceramic types or surface-mount types. These types of capacitors provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

# EVALUATING THE AD7933/AD7934 PERFORMANCE

The recommended layout for the AD7933/AD7934 is outlined in the evaluation board documentation. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from the PC via the evaluation board controller. The evaluation board controller can be used in conjunction with the AD7933/AD7934 evaluation board, as well as many other Analog Devices evaluation boards ending in the CB designator, to demonstrate and evaluate the ac and dc performance of the AD7933/AD7934.

The software allows the user to perform ac (fast Fourier transform) and dc (histogram of codes) tests on the AD7933/AD7934. The software and documentation are on the CD that ships with the evaluation board.

### **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-153-AE

Figure 45. 28-Lead Thin Shrink Small Outline Package [TSSOP] (RU-28) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Linearity Error (LSB) <sup>1</sup>	Package Description	Package Option
AD7933BRU	−40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7933BRU-REEL	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7933BRU-REEL7	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7933BRUZ <sup>2</sup>	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7933BRUZ-REEL7 <sup>2</sup>	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7934BRU	−40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7934BRU-REEL	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7934BRU-REEL7	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7934BRUZ <sup>2</sup>	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
AD7934BRUZ-REEL7 <sup>2</sup>	-40°C to +85°C	±1	28-Lead TSSOP	RU-28
EVAL-AD7933CB <sup>3</sup>			Evaluation Board	
EVAL-AD7934CB <sup>3</sup>			Evaluation Board	
EVAL-CONTROL-BRD24			Controller Board	

<sup>&</sup>lt;sup>1</sup> Linearity error here refers to integral linearity error.

 $<sup>^{2}</sup>$  Z = Pb-free part.

<sup>&</sup>lt;sup>3</sup> This can be used as a standalone evaluation board or in conjunction with the Evaluation Board Controller for evaluation/demonstration purposes.

<sup>&</sup>lt;sup>4</sup>The evaluation board controller is a complete unit that allows a PC to control and communicate with all Analog Devices evaluation boards ending in the letters CB. The following needs to be ordered to obtain a complete evaluation kit: the ADC evaluation board (for example, EVAL-AD7934CB), the EVAL-CONTROL-BRD2, and a 12 V ac transformer. See the relevant evaluation board data sheet for more details.

# **NOTES**

AD7933/AD7934			
---------------	--	--	--

NOTES

