

---

## **2x25W Stereo / 1x50W Mono Digital Audio Amplifier With 40 bands EQ and DRC Functions**

---

### **Features**

- 16/18/20/24-bits input with I<sup>2</sup>S, Left-alignment and Right-alignment and TDM data format
- PSNR & DR(A-weighting)  
Loudspeaker: 107dB (PSNR), 108dB (DR)@24V
- Multiple sampling frequencies (Fs)  
8kHz, 16kHz, 32kHz/44.1kHz/48kHz and 88.2kHz/96kHz
- System clock = 32x, 48x, 64x, 96x, 128x, 192x, 256x Fs  
BCLK system:  
32x~256x Fs for 8kHz, 16kHz and 32kHz / 44.1kHz / 48kHz and 88.2kHz / 96kHz
- Supply voltage  
3.3V/1.8V for digital circuit  
8V~26V for loudspeaker driver
- Supports 2.0CH/Mono configuration
- Loudspeaker output power@12V for stereo  
7W x 2CH into 8Ω <1% THD+N  
10W x 2CH into 4Ω <1% THD+N
- Loudspeaker output power@18V for stereo  
15W x 2CH into 8Ω <1% THD+N
- Loudspeaker output power@24V for stereo  
25W x 2CH into 8Ω <1% THD+N
- Sound processing including :  
40 bands parametric EQ  
Volume control (+24dB~-103dB, 0.125dB/step)  
Three Band plus post Dynamic range control  
Auto Gain Limiter  
Power Clipping  
Programmed 3D surround sound  
Channel mixing  
Noise gate with hysteresis window  
DC-blocking high-pass filter  
Pre-scale/post-scale  
I<sup>2</sup>S output with user programmed gain (+24dB~mute)
- I<sup>2</sup>S/TDM output with selectable Audio DSP point
- Anti-pop design
- Level meter and power meter
- Short circuit and over-temperature protection
- Over voltage protection

- Supports Dynamic Temperature Control (DTC)
- Supports I<sup>2</sup>C control without clock
- I<sup>2</sup>C control interface with 4 selectable device address
- LV Under-voltage shutdown and HV Under-voltage detection
- Auto clock detection
- Power saving mode


### **Applications**

- TV audio
- Boom-box, CD and DVD receiver, docking system
- Powered speaker
- Wireless audio

### **Description**

AD82088D is a digital audio amplifier capable of driving 25W (BTL) each to a pair of 8Ω load speaker and 50W (PBTL) to a 4Ω load speaker operating at 24V supply without external heat-sink or fan requirement with play music. AD82088D provides advanced audio processing functions, such as volume control, 40 EQ bands, audio mixing, 3D surround sound and Dynamic Range Control (DRC) and Auto Gain Limiter (AGL). These are fully programmable via a simple I<sup>2</sup>C control interface. Robust protection circuits are provided to protect AD82088D from damage due to accidental erroneous operating condition. The full digital circuit design of AD82088D is more tolerant to noise and PVT (Process, Voltage, and Temperature) variation than the analog class-AB or class-D audio amplifier counterpart implemented by analog circuit design. AD82088D is pop free during instantaneous power on/off or mute/shut down switching because of its robust built-in anti-pop circuit.

**Pin Assignment**




**Pin Description (E-TSSOP 24L)**

PIN	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	$\overline{\text{ERROR}}$	I/O	ERROR pin is a dual function pin. One is I <sup>2</sup> C address setting during power up. The other one is error status report (low active), It sets by register of A_SEL_FAULT at address 0x1C B[6] to enable it.	This pin is monitored on the rising edge of reset. It will determine the slave address of AD82088D and define in the device addressing part.
2	$\overline{\text{PD}}$	I	Power down, low active.	Schmitt trigger TTL input buffer, internal pull High with a 330Kohm resistor.
3	LRCIN	I	Left/Right clock input (Fs).	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
4	BCLK	I	Bit clock input (64Fs).	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
5	SDATA	I	Serial audio data input.	Schmitt trigger TTL input buffer
6	SDA	I/O	I <sup>2</sup> C bi-directional serial data.	Schmitt trigger TTL input buffer
7	SCL	I	I <sup>2</sup> C serial clock input.	Schmitt trigger TTL input buffer
8	SDATAO	O	Serial audio data output.	Schmitt trigger TTL input buffer
9	DVDD	P	Digital Power.	
10	DGND	P	Digital Ground.	

11	VREG	O	1.8V Regulator voltage output.
12	GVDD	O	5V Regulator voltage output. This pin must not be used to drive external devices.
13	BST_RB	P	Bootstrap supply for right channel output B.
14	VDDR	P	Right channel supply.
15	RB	O	Right channel output B.
16	GNDR	P	Right channel ground.
17	RA	O	Right channel output A.
18	BST_RA	P	Bootstrap supply for right channel output A.
19	BST_LB	P	Bootstrap supply for left channel output B.
20	LB	O	Left channel output B.
21	GNDL	P	Left channel ground.
22	LA	O	Left channel output A.
23	VDDL	P	Left channel supply.
24	BST_LA	P	Bootstrap supply for left channel output A.

**Functional Block Diagram**



**Ordering Information**

Product ID	Package	Packing / MPQ	Comments
AD82088D-QG24NRR	E-TSSOP 24L	2.5K Units / Reel 1 Reel / Small box	Green

### Available Package

Package Type	Device No.	$\theta_{ja}$ (°C/W)	$\Psi_{jt}$ (°C/W)	$\theta_{jt}$ (°C/W)	Exposed Thermal Pad
E-TSSOP 24L	AD82088D	26.8	1.83	27.1	Yes (Note1)

Note 1.1: The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is suggested.

Note 1.2:  $\theta_{ja}$ , the junction-to-ambient thermal resistance is simulated on a room temperature ( $T_A=25^\circ\text{C}$ ), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The simulation is tested using the JESD51-5 thermal measurement standard.

Note 1.3:  $\Psi_{jt}$  represents the thermal parameter for the heat flow between the chip junction and the package's top surface center. It's extracted from the simulation data for obtaining  $\theta_{ja}$ , using a procedure described in JESD51-2.

Note 1.4:  $\theta_{jt}$  represents the thermal resistance for the heat flow between the chip junction and the package's top surface. It's extracted from the simulation data with obtaining a cold plate on the package top.


### Marking Information

AD82088D

Line 1 : LOGO

Line 2 : Product no.

Line 3 : Tracking Code



**Absolute Maximum Ratings (AMR)**

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device.

Symbol	Parameter	Min	Max	Units
DVDD	Supply for Digital Circuit	-0.3	3.6	V
VDDL/R	Supply for Driver Stage	-0.3	30	V
	Output Pin (LA, LB, RA and RB) to GND		32	V
V <sub>i</sub>	Input Voltage	-0.3	3.6	V
T <sub>stg</sub>	Storage Temperature	-65	150	°C
T <sub>J</sub>	Junction Operating Temperature	-40	150	°C
ESD	Human Body Model		±2K	V
	Charged Device Model		±750	V

**Recommended Operating Conditions**

Symbol	Parameter	Typ	Units
DVDD	Supply for Digital Circuit for 3.3V	3.15~3.45	V
	Supply for Digital Circuit for 1.8V	1.65~1.95	
VDDL/R	Supply for Driver Stage	8~26	V
T <sub>J</sub>	Junction Operating Temperature	-40~125	°C
T <sub>A</sub>	Ambient Operating Temperature	-40~85	°C

**General Electrical Characteristics**


Condition: T<sub>A</sub>=25 °C (unless otherwise specified).

Symbol	Parameter	Condition	Min	Typ	Max	Units
I <sub>PD</sub> (HV)	PVDD Supply Current during Power Down	PVDD=24V		20	40	uA
I <sub>Q</sub> (HV)	Quiescent current for PVDD (Advance quaternary mode)	PVDD=24V		6.5		mA
I <sub>Q</sub> (LV)	Quiescent current for DVDD (Un-mute)	DVDD=3.3V,		16	25	mA
T <sub>SENSOR</sub>	Junction Temperature for Driver Shutdown			160		°C
	Temperature Hysteresis for Recovery from Shutdown			35		°C
UV <sub>DVDDH</sub>	DVDD Under Voltage Release (LV_UVSEL B[1]=0, set at 1.35V)			1.5		V
UV <sub>DVDDL</sub>	DVDD Under Voltage Active (LV_UVSEL B[1]=0, set at 1.35V)			1.35		V
OV <sub>H</sub>	VDDL/R Over Voltage Active			29.5		V
OV <sub>L</sub>	VDDL/R Under Voltage Release			28.5		V
R <sub>DS(on)</sub> (Note 3)	Static Drain-to-Source On-state Resistor, NMOS	PVDD=24V, I <sub>d</sub> =500mA		150		mΩ
I <sub>SC</sub>	L(R) Channel Over-Current Protection (Note 2)	PVDD=24V		8		A
		PVDD=12V		7.5		A
	Mono Over-Current Protection (Note 2)	PVDD=24V		12		A
		PVDD=12V		11.5		A
V <sub>IH</sub>	High-Level Input Voltage	DVDD=3.3V	2.0			V
		DVDD=1.8V	1.26			V
V <sub>IL</sub>	Low-Level Input Voltage	DVDD=3.3V			0.8	V
		DVDD=1.8V			0.54	V
V <sub>OH</sub>	High-Level Output Voltage	DVDD=3.3V	2.4			V
		DVDD=1.8V	1.44			V
V <sub>OL</sub>	High-Level Output Voltage	DVDD=3.3V			0.4	V
		DVDD=1.8V			0.4	V
C <sub>I</sub>	Input Capacitance			6.4		pF

*Note 2: Loudspeaker over-current protection is only effective when loudspeaker drivers are properly connected with external LC filters. Please refer to the application circuit example for recommended LC filter configuration.*


*Note 3: This doesn't include bond-wire or pin resistance.*

**Application Circuit Example for Stereo**



- Note 4: When concerning about short-circuit protection or performance, it is suggested using the choke with its  $I_{DC}$  larger than  $I_{SC}$ .
- Note 5: These capacitors should be placed as close to speaker jack as possible, and their values should be determined according to EMI test results.
- Note 6: The snubber circuit is used to suppress overshoot voltage on output pin, and it is also helpful with EMI suppression.
- Note 7: The signal integrity should be taken care of here due to its effect on SOC driving current + PCB layout route + input capacitor of AD82088D. The signal with strict overshoot/undershoot can induce Incorrect PLL clock . The signal quality should be taken care of here through SOC driving current adjustment or the addition of RC components (R: 0~100ohm and C: <100pF or open are recommended) in order to improve it.
- Note 8: Placing the RC components as close as possible to the I<sup>2</sup>S pins of AD82088D. When placing layout traces, it is necessary to place shielding ground for each I<sup>2</sup>S pin between the SOC and AD82088D.

**Application Circuit Example for Mono**



- Note 9: When concerning about short-circuit protection or performance, it is suggested using the choke with its  $I_{DC}$  larger than  $I_{SC}$
- Note 10: These capacitors should be placed as close to speaker jack as possible, and their values should be determined according to EMI test results..
- Note 11: The signal integrity should be taken care of here due to its effect on SOC driving current + PCB layout route + input capacitor of AD82088D. The signal with strict overshoot/undershoot can induce Incorrect PLL clock . The signal quality should be taken care of here through SOC driving current adjustment or the addition of RC components (R: 0~100ohm and C: <100pF or open are recommended) in order to improve it.
- Note 12: Placing the RC components as close as possible to the I<sup>2</sup>S pins of AD82088D. When placing layout traces, it is necessary to place shielding ground for each I<sup>2</sup>S pin between the SOC and AD82088D.

**Electrical Characteristics and Specifications for Loudspeaker**

● **BTL (Bridge-Tied-Load) output for Stereo**


Condition:  $T_A=25^{\circ}\text{C}$ ,  $DVDD=3.3\text{V}$ ,  $VDDL=VDDR=24\text{V}$ ,  $F_S=48\text{kHz}$ , Load= $8\Omega$  with passive LC lowpass filter ( $L=15\mu\text{H}$  with  $R_{DC}=63\text{m}\Omega$ ,  $C=220\text{nF}$ ); Input is 1kHz sinewave. Volume is 0dB unless otherwise specified.

Symbol	Parameter	Condition	Input Level	Min	Typ	Max	Units
$P_O$ (Note 14)	RMS Output Power (THD+N=0.06%)				25		W
	RMS Output Power (THD+N=0.05%)				15		W
	RMS Output Power (THD+N=0.04%)				10		W
THD+N	Total Harmonic Distortion + Noise	$P_O=7.5\text{W}$			0.045		%
SNR	Signal to Noise Ratio (Note 13)	Maximum power at THD < 1% @1kHz			103		dB
DR	Dynamic Range (Note 13)		-60dB		107		dB
$V_n$	Output Noise (Note 13)	20Hz to 20kHz			110		$\mu\text{V}$
PSRR	Power Supply Rejection Ratio	$V_{\text{RIPPLE}}=1\text{V}_{\text{RMS}}$ at 1kHz			-71		dB
	Channel Separation	1W @1kHz			-78		dB


Note 13: Measured with A-weighting filter.

Note 14: Thermal dissipation is limited by package type and PCB design. The external heat-sink or system cooling method should be adopted for maximum power output.


*Total Harmonic Distortion + Noise vs. Output Power (BTL)*




*Total Harmonic Distortion + Noise vs. Output Power (BTL)*




*Total Harmonic Distortion + Noise vs. Frequency (BTL)*




*Total Harmonic Distortion + Noise vs. Frequency (BTL)*




*Cross-talk (Stereo, BTL)*



*Frequency Response (BTL)*




*Output Power vs. Supply Voltage (BTL, 8ohm)*




*Note: Dashed Line represent thermally limited regions.*

*Output Power vs. Supply Voltage (BTL, 6ohm)*




*Note: Dashed Line represent thermally limited regions.*

*Output Power vs. Supply Voltage (BTL, 4ohm)*




*Note: Dashed Line represent thermally limited regions.*

*Efficiency (Stereo, BTL) during Advance Quaternary Mode*



*Efficiency (Stereo, BTL) during Advance Quaternary Mode*



**Electrical Characteristics and Specifications for Loudspeaker (cont.)**

● **PBTL (Parallel-Bridge-Tied-Load) output for Mono**


Condition:  $T_A=25^{\circ}\text{C}$ ,  $DVDD=3.3\text{V}$ ,  $VDDL=VDDR=24\text{V}$ ,  $F_S=48\text{kHz}$ ,  $\text{Load}=4\Omega$  with passive LC lowpass filter ( $L=10\mu\text{H}$  with  $R_{DC}=27\text{m}\Omega$ ,  $C=470\text{nF}$ ); Input is 1kHz sinewave.

Symbol	Parameter	Condition	Input Level	Min	Typ	Max	Units
$P_o$ (Note 14)	RMS Output Power (THD+N=0.14%)				50		W
	RMS Output Power (THD+N=0.11%)				30		W
	RMS Output Power (THD+N=0.09%)				20		W
THD+N	Total Harmonic Distortion + Noise	$P_o=15\text{W}$			0.08		%
SNR	Signal to Noise Ratio (Note 13)	Maximum power at THD < 1% @1kHz			103		dB
DR	Dynamic Range (Note 13)		-60dB		107		dB
$V_n$	Output Noise (Note 13)	20Hz to 20kHz			105		$\mu\text{V}$
PSRR	Power Supply Rejection Ratio	$V_{\text{RIPPLE}}=1V_{\text{RMS}}$ at 1kHz			-71		dB


Note 13: Measured with A-weighting filter.

Note 14: Thermal dissipation is limited by package type and PCB design. The external heat-sink or system cooling method should be adopted for maximum power output.


*Total Harmonic Distortion + Noise vs. Output Power (PBTL)*




Total Harmonic Distortion + Noise vs. Output Power (PBTL)




Total Harmonic Distortion + Noise vs. Frequency (PBTL)




Frequency Response (PBTL)



*Output Power vs. Supply Voltage (PBTL, 8ohm)*




*Output Power vs. Supply Voltage (PBTL, 6ohm)*



*Note: Dashed Line represent thermally limited regions.*


*Output Power vs. Supply Voltage (PBTL, 4ohm)*




*Note: Dashed Line represent thermally limited regions.*

**Interface configuration**


● I<sup>2</sup>S




● Left-Alignment



● Right-Alignment




● TDM




**AD82088D device Audio Data Formats, Bit Depths, Clock Rates, and channel numbers (BCLK system)**

Format	Data Bits	LRCIN Frequency (KHz)	BCLK Rate (FS)	Channel numbers
I <sup>2</sup> S/LJ/RJ	32, 24, 16	16, 48, 96	64x, 48x, 32x	2
	32, 16	8	64x, 32x	2
TDM	32, 24, 16	8	64x, 128x, 192x, 256x for 32 data bits 96x, 192x for 24 data bits 32x, 64x, 96x, 128x, 256x for 16 data bits	2,4,6,8 channels for 32 data bits 4,8 channels for 24 data bits 2,4,6,8,16 channels for 16 data bits
		16	64x 128x and 256x for 32 data bits 48x,96x, 192x for 24 data bits 32x, 64x,128x, 256x for 16 data bits	2, 4, 8 channels for 32 data bits 2, 4, 8 channels for 24 data bits 2,4,6,8,16 channel for 16 data bits
	32, 24, 16	48, 96	64x, 128x, 256x for 32 data bits 48x,96x, 192x for 24 data bits 32x, 64x,128x, 256x for 16 data bits	2,4,8 channels for 32 data bits 2, 4, 8 channels for 24 data bits 2,4,6,8,16 channels for 16 data bits

● System Clock Timing




● Timing Relationship (Using I<sup>2</sup>S format as an example)



Symbol	Parameter	Min	Typ	Max	Units
$t_{LR}$	LRCIN Period ( $1/F_S$ )	10.4		31.25	$\mu s$
$t_{BL}$	BCLK Rising Edge to LRCIN Edge	12.5			ns
$t_{LB}$	LRCIN Edge to BCLK Rising Edge	12.5			ns
$t_{BCC}$	BCLK Period	40.69		3906	ns
$t_{BCH}$	BCLK Pulse Width High	20.35		1953	ns
$t_{BCL}$	BCLK Pulse Width Low	20.35		1953	ns
$t_{DS}$	SDATA Set-Up Time	12.5			ns
$t_{DH}$	SDATA Hold Time	12.5			ns

● I<sup>2</sup>C Timing



Parameter	Symbol	Standard Mode		Fast Mode		Unit
		MIN.	MAX.	MIN.	MAX.	
SCL clock frequency	$f_{SCL}$	0	100	0	400	kHz
Hold time for repeated START condition	$t_{HD,STA}$	4.0	---	0.6	---	$\mu s$
LOW period of the SCL clock	$t_{LOW}$	4.7	---	1.3	---	$\mu s$
HIGH period of the SCL clock	$t_{HIGH}$	4.0	---	0.6	---	$\mu s$
Setup time for repeated START condition	$t_{SU,STA}$	4.7	---	0.6	---	$\mu s$
Hold time for I <sup>2</sup> C bus data	$t_{HD,DAT}$	0	3.45	0	0.9	$\mu s$
Setup time for I <sup>2</sup> C bus data	$t_{SU,DAT}$	250	---	100	---	ns
Rise time of both SDA and SCL signals	$t_r$	---	1000	---	300	ns
Fall time of both SDA and SCL signals	$t_f$	---	300	---	300	ns
Setup time for STOP condition	$t_{SU,STO}$	4.0	---	0.6	---	$\mu s$
Bus free time between STOP and the next START condition	$t_{BUF}$	4.7	---	1.3	---	$\mu s$
Capacitive load for each bus line	$C_b$		400		400	pF

**Operation Description**

The default volume of AD82088D is muted. AD82088D will be activated while the de-mute command via I<sup>2</sup>C is programmed.


● **Internal PLL**

AD82088D has a built-in PLL internally, the BCLK/FS, which is selected by I<sup>2</sup>C control interface. The clock inputted into the BCLK pin becomes the frequency of multiple edge evaluation in chip internally.

Fs	BCLK/FS Setting Ratio for PLL	BCLK Frequency	Multiple edge evaluation for bit clock	PWM Career Frequency
96kHz	64x	6.144MHz	32x	384kHz
88.2kHz	64x	5.6448MHz	32x	352.8kHz
48kHz	64x	3.072MHz	64x	384kHz
44.1kHz	64x	2.8224MHz	64x	352.8kHz
32kHz	64x	2.048MHz	64x	256kHz
16kHz	64x	1.024MHz	128x	256kHz
8kHz	64x	0.512MHz	256x	256kHz

● **Power down control**

AD82088D has a built-in volume fade-in/fade-out design for PD/Mute function. The relative PD timing diagrams for loudspeakers are shown below.



$$\left(10^{\frac{\text{target}(dB)}{20}} - 10^{\frac{\text{original}(dB)}{20}}\right) \times 128 \times (1/96K)$$

(Note: Address 0x1C B[2] = 0)

The volume level will be decreased to  $-\infty$ dB in several LRCIN cycles. Once the fade-out procedure is

finished, AD82088D will turn off the power stages, clock signals (for digital circuits) and current (for analog circuits). After PD pin is pulled low, AD82088D requires  $T_{\text{fade}}$  to finish the forementioned work before entering power down state. User can not program AD82088D during power down state. Also, all settings in the registers will remain intact unless DVDD is removed.

If the PD signal is removed during the fade-out procedure (above, right figure), AD82088D will still execute the fade-in procedure. In addition, AD82088D will establish the analog circuits' bias current and send the clock signals to digital circuits. Afterwards, AD82088D will return to its normal status.

- **Self-protection circuits**

AD82088D has built-in protection circuits including thermal, short-circuit, under-voltage detection, and over voltage circuits.

- (i) When the internal junction temperature is higher than  $160^{\circ}\text{C}$ , power stages will be turned off and AD82088D will return to normal operation once the temperature drops to  $125^{\circ}\text{C}$ . The temperature values may vary around 10%.
- (ii) The short-circuit protection circuit protects the output stage when the wires connected to loudspeakers are shorted to each other or GND/VDD. For normal 24V operations, the current flowing through the power stage will be less than 8A for stereo configuration. Otherwise, the short-circuit detectors may pull the  $\overline{\text{ERROR}}$  pin to DGND, disabling the output stages. When the over-temperature or short-circuit condition occurs, the open-drain  $\overline{\text{ERROR}}$  pin will be pulled low and latched into ERROR state.

Once short-circuit condition is removed, AD82088D will exit ERROR state when one of the following conditions is met: (1)  $\overline{\text{PD}}$  pin is pulled low, (2) Master mute is enabled through the I<sup>2</sup>C interface.

- (iii) Once the DVDD voltage is lower than 1.35V when address0x00 B[1] = 0, AD82088D will turn off its loudspeaker power stages and reset. When DVDD becomes higher than 1.5V, AD82088D will return to normal operation.
- (iv) Once the PVDD voltage is higher than 29.5V, AD82088D will turn off its loudspeaker power stages. When PVDD becomes lower than 28.5V, AD82088D will return to normal operation.
- (v) Once the PVDD voltage is lower than 3.8V when address0x1B B[2:0] = 000, AD82088D will turn off its loudspeaker power stages. When PVDD becomes higher than 4.2V, AD82088D will return to normal operation.

● **Anti-pop design**

AD82088D will generate appropriate control signals to suppress pop sounds during initial power on/off, power down/up, mute, and volume level changes.

● **3D surround sound**

AD82088D provides the virtual surround sound technology with greater separation and depth voice quality for stereo signals.

● **Error indicator**

$\overline{\text{ERROR}}$  is a protection indicator when A\_SEL\_FAULT(0X1C, B[6]) register is setting high. If OVP/OCP/OTP occur, ERROR pin will be low.


● **Output configuration**

AD82088D can be configured to mono (PBTL) via I<sup>2</sup>C control, set register MONO\_EN=1 (register 0X1A, B[3]) and MONO\_KEY = 3006 (HEX) (register 0X5B & 0X5C) to entry PBTL configuration.

Table 2


MONO_EN & MONO_KEY	Configuration Mode
Others	Stereo
Mono via I <sup>2</sup> C control (MONO_EN=1 and MONO_KEY=3006(HEX))	Mono

● **Configuration figures:**



● Power on sequence

Hereunder is AD82088D's power on sequence. Give a de-mute command via I<sup>2</sup>C when the whole system is stable.



Note:

Please be noted below sequence shall be follow up with “I2C Active” processing,


- (1) Set S/W reset bit = 0 → (2) Delay 5ms → (3) Set S/W reset bit = 1 → (4) Delay 20ms → (5) Set all channels = mute (setting address 0X02 = 0X7F) → (6) Set sampling frequency and other registers (except setting address 0X02) → (7) Set all channels = de-mute (setting address 0X02 = 0X00)

Symbol	Condition	Min	Max	Units
t1		0	-	msec
t2		0	-	msec
t3		10	-	msec
t4		0	-	msec
t5		10	-	msec
t6		20	-	msec
t7		-	0.1	msec
t8		25(FADE_SPEED=0) 200(FADE_SPEED=1)	-	msec
t9		25(FADE_SPEED=0) 200(FADE_SPEED=1)	-	msec
t10		-	22(FADE_SPEED=0)	msec

			176(FADE_SPEED=1)	
t11		-	20	msec
t12		20		msec

● Power off sequence

Hereunder is AD82088D's power off sequence.



Symbol	Condition	Min	Max	Units
t1		35(FADE_SPEED=0) 280(FADE_SPEED=1)	-	msec
t2		0	-	msec
t3		1	-	msec
t4		1	-	msec

**I<sup>2</sup>C-Bus Transfer Protocol**

● Introduction

AD82088D employs I<sup>2</sup>C-bus transfer protocol. Two wires, serial data and serial clock carry information between the devices connected to the bus. Each device is recognized by a unique 7-bit address and can operate as either a transmitter or a receiver. The master device initiates a data transfer and provides the serial clock on the bus. AD82088D is always an I<sup>2</sup>C slave device.

● Protocol

■ START and STOP condition

START is identified by a high to low transition of the SDA signal. A START condition must precede any command for data transfer. A STOP is identified by a low to high transition of the SDA signal. A STOP condition terminates communication between AD82088D and the master device on the bus. In both START and STOP, the SCL is stable in the high state.

■ Data validity

The SDA signal must be stable during the high period of the clock. The high or low change of SDA only occurs when SCL signal is low. AD82088D samples the SDA signal at the rising edge of SCL signal.

■ Device addressing

The master generates 7-bit address to recognize slave devices. If DEV\_NUM=1 (register 0X1C, B[7]), AD82088D slave address can be selected by  $\overline{\text{ERROR}}$  in the following table.


I<sup>2</sup>C slave address configuration when DEV\_NUM is 1.

ERROR pin configuration	MSBs				User Define			LSB
4.7k Ω to DVDD	0	1	0	0	0	0	0	R/W
15k Ω to DVDD	0	1	0	0	0	0	1	R/W
47kΩ to DVDD	0	1	0	0	1	0	0	R/W
120kΩ to DVDD	0	1	0	0	1	0	1	R/W

If DEV\_NUM=0, AD82088D receives 7-bit address matched with 0100000 (0x20) or 0100001 (0x21) depend on  $\overline{\text{ERROR}}$  pin state during power up ( $\overline{\text{ERROR}}$  pin state before changing A\_SEL\_FAULT=1). AD82088D will acknowledge at the 9th bit (the 8th bit is for R/W bit). The bytes following the device identification address are for AD82088D internal sub-addresses.

■ Data transferring


Each byte of SDA signaling must consist of 8 consecutive bits, and the byte is followed by an acknowledge bit. Data is transferred with MSB first, as shown in the figure below. In both write and read operations, AD82088D supports both single-byte and multi-byte transfers. Refer to the figure below for detailed data-transferring protocol.




**Register Table**

The AD82088D’s audio signal processing data flow is shown below. User can control these functions by programming appropriate settings in the register table. In this section, the register table is summarized first. The definition of each register follows in the next section.


**Audio Processing 1 : One band DRC without SRS**




**Audio Processing 2 : One band DRC with SRS**



**Audio Processing 3 : Three band DRC without SRS**



**Audio Processing 4 : Three band DRC with SRS**



Address	Name	B[7]	B[6]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]
0X00	SCTL1	IF[2]	IF[1]	IF[0]	Reserved	PWML_X	PWML_X	LV_UVSEL	LREXC
0X01	SCTL2	BCLK_SEL	FS[1]	FS[0]	Reserved	PMF[3]	PMF[2]	PMF[1]	PMF[0]
0X02	SCTL3	EN_CLK_OUT	MUTE	CM1	CM2	CM3	CM4	CM5	CM6
0X03	MVOL	MV[7]	MV[6]	MV[5]	MV[4]	MV[3]	MV[2]	MV[1]	MV[0]
0X04	C1VOL	C1V[7]	C1V[6]	C1V[5]	C1V[4]	C1V[3]	C1V[2]	C1V[1]	C1V[0]
0X05	C2VOL	C2V[7]	C2V[6]	C2V[5]	C2V[4]	C2V[3]	C2V[2]	C2V[1]	C2V[0]
0X06	C3VOL	C3V[7]	C3V[6]	C3V[5]	C3V[4]	C3V[3]	C3V[2]	C3V[1]	C3V[0]

0X07	C4VOL	C4V[7]	C4V[6]	C4V[5]	C4V[4]	C4V[3]	C4V[2]	C4V[1]	C4V[0]
0X08	C5VOL	C5V[7]	C5V[6]	C5V[5]	C5V[4]	C5V[3]	C5V[2]	C5V[1]	C5V[0]
0X09	C6VOL	C6V[7]	C6V[6]	C6V[5]	C6V[4]	C6V[3]	C6V[2]	C6V[1]	C6V[0]
0X0A		Reserved							
0X0B		Reserved							
0X0C	SCTL4	SRBP	SRS_dly	PWM_768K_EN	ZDE	EQL	PSL	DSPB	HPB
0X0D	C1CFG	C1DRCGS[1]	C1DRCGS[0]	Reserved		C1PCBP	C1DRCBP	Reserved	C1VBP
0X0E	C2CFG	C2DRCGS[1]	C2DRCGS[0]	Reserved		C2PCBP	C2DRCBP	Reserved	C2VBP
0X0F	C3CFG	C3DRCGS[1]	C3DRCGS[0]	Reserved			C3DRCBP	Reserved	C3VBP
0X10	C4CFG	C4DRCGS[1]	C4DRCGS[0]	Reserved			C4DRCBP	Reserved	C4VBP
0X11	C5CFG	C5DRCGS[1]	C5DRCGS[0]	Reserved			C5DRCBP	Reserved	C5VBP
0X12	C6CFG	C6DRCGS[1]	C6DRCGS[0]	Reserved			C6DRCBP	Reserved	C6VBP
0X13	C7CFG	C7DRCGS[1]	C7DRCGS[0]	Reserved			C7DRCBP	Reserved	
0X14	C8CFG	C8DRCGS[1]	C8DRCGS[0]	Reserved			C8DRCBP	Reserved	
0X15	Q_DUTY	Q_DUTY [7]	Q_DUTY [6]	Q_DUTY[5]	Q_DUTY [4]	Q_DUTY [3]	Q_DUTY [2]	Q_DUTY [1]	Q_DUTY [0]
0X16	CLK_ERR	ASR_ERR	BCLK_RATIO_ERR	MCLK_RATIO_ERR	Reserved				
0X17	CLK_DET	ASR_DET	BCLK_RATIO_DET	MCLK_RATIO_DET	D_CKDET_EN	FS_PMF_AUTO_EN	A_CKDET_EN	CKDET_SEL	RECOUNT_EN
0X18	DTC	DTC_EN	DTC_TH[1]	DTC_TH[0]	DTC_A_R_rate[1]	DTC_A_R_rate[0]	Reserved		
0X19	ERDLY	Prohibited							
0X1A	SCTL5	DUTY_PWM_EN	MONO_EN	SW_RSTB	LVUV_FADE	DIS_OV_FADE	CKDET_FADE	QT_EN	PWM_SEL
0X1B	SCTL6	DIS_HVUV	Reserved	POST_BOOST	SOFT_CLIP	Reserved	HV_UVSEL [2]	HV_UVSEL [1]	HV_UVSEL [0]
0X1C	SCTL7	DEV_NUM	A_SEL_FAULT	D_MOD	DIS_NG_FADE	QD_EN	FADE_SPEED	ZD_GAIN[1]	ZD_GAIN[0]
0X1D	CFADDR	CFA[7]	CFA[6]	CFA[5]	CFA[4]	CFA[3]	CFA[2]	CFA[1]	CFA[0]
0X1E	A1CF1	Reserved				C1B[27]	C1B[26]	C1B[25]	C1B[24]
0X1F	A1CF2	C1B[23]	C1B[22]	C1B[21]	C1B[20]	C1B[19]	C1B[18]	C1B[17]	C1B[16]
0X20	A1CF3	C1B[15]	C1B[14]	C1B[13]	C1B[12]	C1B[11]	C1B[10]	C1B[9]	C1B[8]
0X21	A1CF4	C1B[7]	C1B[6]	C1B[5]	C1B[4]	C1B[3]	C1B[2]	C1B[1]	C1B[0]
0X22	A2CF1	Reserved				C2B[27]	C2B[26]	C2B[25]	C2B[24]
0X23	A2CF2	C2B[23]	C2B[22]	C2B[21]	C2B[20]	C2B[19]	C2B[18]	C2B[17]	C2B[16]
0X24	A2CF3	C2B[15]	C2B[14]	C2B[13]	C2B[12]	C2B[11]	C2B[10]	C2B[9]	C2B[8]
0X25	A2CF4	C2B[7]	C2B[6]	C2B[5]	C2B[4]	C2B[3]	C2B[2]	C2B[1]	C2B[0]
0X26	B1CF1	Reserved				C3B[27]	C3B[26]	C3B[25]	C3B[24]
0X27	B1CF2	C3B[23]	C3B[22]	C3B[21]	C3B[20]	C3B[19]	C3B[18]	C3B[17]	C3B[16]
0X28	B1CF3	C3B[15]	C3B[14]	C3B[13]	C3B[12]	C3B[11]	C3B[10]	C3B[9]	C3B[8]
0X29	B1CF4	C3B[7]	C3B[6]	C3B[5]	C3B[4]	C3B[3]	C3B[2]	C3B[1]	C3B[0]
0X2A	B2CF1	Reserved				C4B[27]	C4B[26]	C4B[25]	C4B[24]

0X2B	B2CF2	C4B[23]	C4B[22]	C4B[21]	C4B[20]	C4B[19]	C4B[18]	C4B[17]	C4B[16]
0X2C	B2CF3	C4B[15]	C4B[14]	C4B[13]	C4B[12]	C4B[11]	C4B[10]	C4B[9]	C4B[8]
0X2D	B2CF4	C4B[7]	C4B[6]	C4B[5]	C4B[4]	C4B[3]	C4B[2]	C4B[1]	C4B[0]
0X2E	A0CF1	Reserved				C5B[27]	C5B[26]	C5B[25]	C5B[24]
0X2F	A0CF2	C5B[23]	C5B[22]	C5B[21]	C5B[20]	C5B[19]	C5B[18]	C5B[17]	C5B[16]
0X30	A0CF3	C5B[15]	C5B[14]	C5B[13]	C5B[12]	C5B[11]	C5B[10]	C5B[9]	C5B[8]
0X31	A0CF4	C5B[7]	C5B[6]	C5B[5]	C5B[4]	C5B[3]	C5B[2]	C5B[1]	C5B[0]
0X32	CFRW	Reserved	RBS	R3	W3	RA	R1	WA	W1
0X33	SCTL8	Reserved				DRC_SEL	THREE_DRC_TYPE	DRC_LINK	Reserved
0X34	SCTL9	Reserved							
0X35	VFT1	MV_FT[1]	MV_FT[0]	C1V_FT[1]	C1V_FT[0]	C2V_FT[1]	C2V_FT[0]	C3V_FT[1]	C3V_FT[0]
0X36	VFT2	C4V_FT[1]	C4V_FT[0]	C5V_FT[1]	C5V_FT[0]	C6V_FT[1]	C6V_FT[0]	Reserved	
0X37	ID	DN[3]	DN[2]	DN[1]	DN[0]	VN[3]	VN[2]	VN[1]	VN[0]
0X38	LMC	C1_CLR	C2_CLR	C3_CLR	C4_CLR	C5_CLR	C6_CLR	C7_CLR	C8_CLR
0X39	PMC	C1_CLR_RMS	C2_CLR_RMS	C3_CLR_RMS	C4_CLR_RMS	C5_CLR_RMS	C6_CLR_RMS	C7_CLR_RMS	C8_CLR_RMS
0X3A	1STC1LM	Reserved				C1_LEVEL[27]	C1_LEVEL[26]	C1_LEVEL[25]	C1_LEVEL[24]
0X3B	2NDC1LM	C1_LEVEL[23]	C1_LEVEL[22]	C1_LEVEL[21]	C1_LEVEL[20]	C1_LEVEL[19]	C1_LEVEL[18]	C1_LEVEL[17]	C1_LEVEL[16]
0X3C	3RDC1LM	C1_LEVEL[15]	C1_LEVEL[14]	C1_LEVEL[13]	C1_LEVEL[12]	C1_LEVEL[11]	C1_LEVEL[10]	C1_LEVEL[9]	C1_LEVEL[8]
0X3D	4THC1LM	C1_LEVEL[7]	C1_LEVEL[6]	C1_LEVEL[5]	C1_LEVEL[4]	C1_LEVEL[3]	C1_LEVEL[2]	C1_LEVEL[1]	C1_LEVEL[0]
0X3E	1STC2LM	Reserved				C2_LEVEL[27]	C2_LEVEL[26]	C2_LEVEL[25]	C2_LEVEL[24]
0X3F	2NDC2LM	C2_LEVEL[23]	C2_LEVEL[22]	C2_LEVEL[21]	C2_LEVEL[20]	C2_LEVEL[19]	C2_LEVEL[18]	C2_LEVEL[17]	C2_LEVEL[16]
0X40	3RDC2LM	C2_LEVEL[15]	C2_LEVEL[14]	C2_LEVEL[13]	C2_LEVEL[12]	C2_LEVEL[11]	C2_LEVEL[10]	C2_LEVEL[9]	C2_LEVEL[8]
0X41	4THC2LM	C2_LEVEL[7]	C2_LEVEL[6]	C2_LEVEL[5]	C2_LEVEL[4]	C2_LEVEL[3]	C2_LEVEL[2]	C2_LEVEL[1]	C2_LEVEL[0]
0X42	1STC3LM	Reserved				C3_LEVEL[27]	C3_LEVEL[26]	C3_LEVEL[25]	C3_LEVEL[24]
0X43	2NDC3LM	C3_LEVEL[23]	C3_LEVEL[22]	C3_LEVEL[21]	C3_LEVEL[20]	C3_LEVEL[19]	C3_LEVEL[18]	C3_LEVEL[17]	C3_LEVEL[16]
0X44	3RDC3LM	C3_LEVEL[15]	C3_LEVEL[14]	C3_LEVEL[13]	C3_LEVEL[12]	C3_LEVEL[11]	C3_LEVEL[10]	C3_LEVEL[9]	C3_LEVEL[8]
0X45	4THC3LM	C3_LEVEL[7]	C3_LEVEL[6]	C3_LEVEL[5]	C3_LEVEL[4]	C3_LEVEL[3]	C3_LEVEL[2]	C3_LEVEL[1]	C3_LEVEL[0]
0X46	1STC4LM	Reserved				C4_LEVEL[27]	C4_LEVEL[26]	C4_LEVEL[25]	C4_LEVEL[24]
0X47	2NDC4LM	C4_LEVEL[23]	C4_LEVEL[22]	C4_LEVEL[21]	C4_LEVEL[20]	C4_LEVEL[19]	C4_LEVEL[18]	C4_LEVEL[17]	C4_LEVEL[16]
0X48	3RDC4LM	C4_LEVEL[15]	C4_LEVEL[14]	C4_LEVEL[13]	C4_LEVEL[12]	C4_LEVEL[11]	C4_LEVEL[10]	C4_LEVEL[9]	C4_LEVEL[8]
0X49	4THC4LM	C4_LEVEL[7]	C4_LEVEL[6]	C4_LEVEL[5]	C4_LEVEL[4]	C4_LEVEL[3]	C4_LEVEL[2]	C4_LEVEL[1]	C4_LEVEL[0]
0X4A	1STC5LM	Reserved				C5_LEVEL[27]	C5_LEVEL[26]	C5_LEVEL[25]	C5_LEVEL[24]
0X4B	2NDC5LM	C5_LEVEL[23]	C5_LEVEL[22]	C5_LEVEL[21]	C5_LEVEL[20]	C5_LEVEL[19]	C5_LEVEL[18]	C5_LEVEL[17]	C5_LEVEL[16]
0X4C	3RDC5LM	C5_LEVEL[15]	C5_LEVEL[14]	C5_LEVEL[13]	C5_LEVEL[12]	C5_LEVEL[11]	C5_LEVEL[10]	C5_LEVEL[9]	C5_LEVEL[8]
0X4D	4THC5LM	C5_LEVEL[7]	C5_LEVEL[6]	C5_LEVEL[5]	C5_LEVEL[4]	C5_LEVEL[3]	C5_LEVEL[2]	C5_LEVEL[1]	C5_LEVEL[0]
0X4E	1STC6LM	Reserved				C6_LEVEL[27]	C6_LEVEL[26]	C6_LEVEL[25]	C6_LEVEL[24]

0X4F	2NDC6LM	C6_LEVEL[23]	C6_LEVEL[22]	C6_LEVEL[21]	C6_LEVEL[20]	C6_LEVEL[19]	C6_LEVEL[18]	C6_LEVEL[17]	C6_LEVEL[16]
0X50	3RDC6LM	C6_LEVEL[15]	C6_LEVEL[14]	C6_LEVEL[13]	C6_LEVEL[12]	C6_LEVEL[11]	C6_LEVEL[10]	C6_LEVEL[9]	C6_LEVEL[8]
0X51	4THC6LM	C6_LEVEL[7]	C6_LEVEL[6]	C6_LEVEL[5]	C6_LEVEL[4]	C6_LEVEL[3]	C6_LEVEL[2]	C6_LEVEL[1]	C6_LEVEL[0]
0X52	1STC7LM	Reserved				C7_LEVEL[27]	C7_LEVEL[26]	C7_LEVEL[25]	C7_LEVEL[24]
0X53	2NDC7LM	C7_LEVEL[23]	C7_LEVEL[22]	C7_LEVEL[21]	C7_LEVEL[20]	C7_LEVEL[19]	C7_LEVEL[18]	C7_LEVEL[17]	C7_LEVEL[16]
0X54	3RDC7LM	C7_LEVEL[15]	C7_LEVEL[14]	C7_LEVEL[13]	C7_LEVEL[12]	C7_LEVEL[11]	C7_LEVEL[10]	C7_LEVEL[9]	C7_LEVEL[8]
0X55	4THC7LM	C7_LEVEL[7]	C7_LEVEL[6]	C7_LEVEL[5]	C7_LEVEL[4]	C7_LEVEL[3]	C7_LEVEL[2]	C7_LEVEL[1]	C7_LEVEL[0]
0X56	1STC8LM	Reserved				C8_LEVEL[27]	C8_LEVEL[26]	C8_LEVEL[25]	C8_LEVEL[24]
0X57	2NDC8LM	C8_LEVEL[23]	C8_LEVEL[22]	C8_LEVEL[21]	C8_LEVEL[20]	C8_LEVEL[19]	C8_LEVEL[18]	C8_LEVEL[17]	C8_LEVEL[16]
0X58	3RDC8LM	C8_LEVEL[15]	C8_LEVEL[14]	C8_LEVEL[13]	C8_LEVEL[12]	C8_LEVEL[11]	C8_LEVEL[10]	C8_LEVEL[9]	C8_LEVEL[8]
0X59	4THC8LM	C8_LEVEL[7]	C8_LEVEL[6]	C8_LEVEL[5]	C8_LEVEL[4]	C8_LEVEL[3]	C8_LEVEL[2]	C8_LEVEL[1]	C8_LEVEL[0]
0X5A	I2S_OUT	Reserved			MTDMOC	SDATAO_CTRL	I2S_DO_SEL[2]	I2S_DO_SEL[2]	I2S_DO_SEL[2]
0X5B	MKHB	MK_HBYTE[7]	MK_HBYTE[6]	MK_HBYTE[5]	MK_HBYTE[4]	MK_HBYTE[3]	MK_HBYTE[2]	MK_HBYTE[1]	MK_HBYTE[0]
0X5C	MKLB	MK_LBYTE[7]	MK_LBYTE[6]	MK_LBYTE[5]	MK_LBYTE[4]	MK_LBYTE[3]	MK_LBYTE[2]	MK_LBYTE[1]	MK_LBYTE[0]
0X5D	HI_RES	Prohibited							
0X5E	TDM_W	Reserved						TDM_W[1]	TDM_W[0]
0X5F	TDM_O	TDM_O[7]	TDM_O[6]	TDM_O[5]	TDM_O[4]	TDM_O[3]	TDM_O[2]	TDM_O[1]	TDM_O[0]
0X60	CH1EQBYP-1	CH1_EQ1_BYP	CH1_EQ2_BYP	CH1_EQ3_BYP	CH1_EQ4_BYP	CH1_EQ5_BYP	CH1_EQ6_BYP	CH1_EQ7_BYP	CH1_EQ8_BYP
0X61	CH1EQBYP-2	CH1_EQ9_BYP	CH1_EQ10_BYP	CH1_EQ11_BYP	CH1_EQ12_BYP	CH1_EQ13_BYP	CH1_EQ14_BYP	CH1_EQ15_BYP	CH1_EQ16_BYP
0X62	CH1EQBYP-3	Reserved				CH1_EQ17_BYP	CH1_EQ18_BYP	CH1_EQ19_BYP	CH1_EQ20_BYP
0X63	CH2EQBYP-1	CH2_EQ1_BYP	CH2_EQ2_BYP	CH2_EQ3_BYP	CH2_EQ4_BYP	CH2_EQ5_BYP	CH2_EQ6_BYP	CH2_EQ7_BYP	CH2_EQ8_BYP
0X64	CH2EQBYP-2	CH2_EQ9_BYP	CH2_EQ10_BYP	CH2_EQ11_BYP	CH2_EQ12_BYP	CH2_EQ13_BYP	CH2_EQ14_BYP	CH2_EQ15_BYP	CH2_EQ16_BYP
0X65	CH2EQBYP-3	Reserved				CH2_EQ17_BYP	CH2_EQ18_BYP	CH2_EQ19_BYP	CH2_EQ20_BYP
0X66	Comp_CTRL	COMPEN_EN	DSP_SYN_EN	Reserved					
0X67	QT_SW_LEVEL	QT_SW_WINDOW [2]	QT_SW_WINDOW [1]	QT_SW_WINDOW [0]	QT_SW_LEVEL [4]	QT_SW_LEVEL [3]	QT_SW_LEVEL [2]	QT_SW_LEVEL [1]	QT_SW_LEVEL [0]
0X68	PWM SHIFT	Reserved							
0X69	ERR_REG	A_OCP_N	A_OTP_N	A_UV_N	A_BSUUV	A_BSOV	A_CKERR	A_OVP	D_CKERR
0X6A	ERR_RECORD	A_OCP_N_LATCH	A_OTP_N_LATCH	A_UV_N_LATCH	A_BSUUV_LATCH	A_BSOV_LATCH	A_CKERR_LATCH	A_OVP_LATCH	D_CKERR_LATCH
0X6B	ERR_CLEAR	A_OCP_N_CLEAR	A_OTP_N_CLEAR	A_UV_N_CLEAR	A_BSUUV_CLEAR	A_BSOV_CLEAR	A_CKERR_CLEAR	A_OVP_CLEAR	D_CKERR_CLEAR

**Detail Description for Register**

Note that the highlighted columns are default values of these tables. If there is no highlighted value, the default setting of this bit is determined by the external pin.

● Address 0X00 : State control 1

AD82088D supports multiple serial data input formats including I<sup>2</sup>S, Left-alignment and Right-alignment.

These formats are selected by user via bit7~bit5 of address 0X00. The left/right channels can be exchanged to each other by programming to address 0/bit0, LREXC.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:5]	IF[2:0]	Input Format	000	I <sup>2</sup> S 16-24 bits
			001	Left-alignment 16-24 bits
			010	Right-alignment 16 bits
			011	Right-alignment 18 bits
			100	Right-alignment 20 bits
			101	Right-alignment 24 bits
B[4]		Reserved		
B[3]	PWML_X	LA/LB exchange	0	No exchanged
			1	Exchanged
B[2]	PWMR_X	RA/RB exchange	0	Exchanged
			1	No exchanged
B[1]	LV_UVSEL	LV under voltage selection	0	1.35V
			1	2.7V
B[0]	LREXC	Left/Right (L/R) Channel exchanged	0	No exchanged
			1	L/R exchanged

● Address 0X01 : State control 2

AD82088D has a built-in PLL and supports multiple MCLK/Fs or BCLK/Fs ratios.

If BCLK\_SEL is high, the ratio is changed to BCLK/FS ratios.

On the contrary, the ratio is changed to MCLK/FS ratios.

Detail setting is shown in the following table.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	BCLK_SEL	MCLK-less (BCLK system)	0	Disable
			1	Enable
B[6:5]	FS[1:0]	Sampling Frequency	00	32/44.1/48kHz
			01	64/88.2/96kHz
			10	8kHz
			11	16kHz
B[4]		Reserved		

Multiple MCLK/FS in MCLK system or BCLK/FS in BCLK system ratio setting table

BIT	NAME	DESCRIPTION	VALUE	B[5:4]=00	B[5:4]=01	B[5:4]=10	B[5:4]=11
B[3:0]	PMF[3:0]	MCLK/Fs or BCLK/Fs setup when PLL is not bypassed	0000	32X	32X	32X	32X
			0001	48X	48X	Reserved	48X
			0010	64X	64X	64X	64X
			0011	96X	96X	96X	96X
			0100	128X	128X	128X	128X
			0101	192X	192X	192X	192X
			0110	256X	256X	256X	256X
			0111	384X	384X	384X	384X
			1000	512X	512X	512X	512X

- Address 0X02 : State control 3

AD82088D has mute function including master mute and channel mute.

In one band DRC, master, channel 1, and channel 2 mute will active.

When master mute is enabled, all 2 processing channels are muted. User can mute these 2 channels individually by channel mute. When the mute function is enabled or disabled, the fade-out or fade-in process will be initiated.

In three bands DRC, master, channel 1 to channel 6 mute will active.

When master mute is enabled, all 6 processing channels are muted. User can mute these 6 channels individually by channel mute. When the mute function is enabled or disabled, the fade-out or fade-in process will be initiated.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	EN_CLK_OUT	PLL Clock Output	0	Disabled
			1	Enabled
B[6]	MMUTE	Master Mute	0	All channel not muted
			1	All channel muted
B[5]	CM1	Channel 1 Mute	0	Ch1 not muted
			1	Only Ch1 muted
B[4]	CM2	Channel 2 Mute	0	Ch2 not muted
			1	Only Ch2 muted
B[3]	CM3	Channel 3 Mute	0	Ch3 not muted
			1	Only Ch3 muted
B[2]	CM4	Channel 4 Mute	0	Ch4 not muted
			1	Only Ch4 muted
B[1]	CM5	Channel 5 Mute	0	Ch5 not muted
			1	Only Ch5 muted
B[0]	CM6	Channel 6 Mute	0	Ch6 not muted
			1	Only Ch6 muted

- Address 0X03 : Master volume control

AD82088D supports both master-volume (Address 0X03) and channel-volume control (Address 0X04, 0X05, 0X06, 0X07, 0X08, 0X09) modes. Both volume control settings range from +12dB ~ -103dB and 0.5dB per step. Note that the master volume control is added to the individual channel volume control as the total volume control. For example, if the master volume level is set at Level A (in dB unit) and the channel volume level is set at Level B (in dB unit), the total volume control setting is equal to Level A plus with Level B.

$$-103\text{dB} \leq \text{Total volume ( Level A + Level B )} \leq +24\text{dB}.$$

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	MV[7:0]	Master Volume	00000000	+12.0dB
			00000001	+11.5dB
			00000010	+11.0dB
			:	:
			00010111	+0.5dB
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	$-\infty$ dB
			:	:
			11111111	$-\infty$ dB

- Address 0X04 : Channel 1 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C1V[7:0]	Channel1 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	$-\infty$ dB
			:	:
			11111111	$-\infty$ dB

- Address 0X05 : Channel 2 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C2V[7:0]	Channel2 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X06 : Channel 3 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C3V[7:0]	Channel3 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X07 : Channel 4 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C4V[7:0]	Channel 4 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X08 : Channel 5 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C5V[7:0]	Channel 5 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X09 : Channel 6 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C6V[7:0]	Channel 6 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X0C : State control 4

The AD82088D provides several DSP setting as following.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	SRBP	Surround bypass	0	Surround enable
			1	Surround bypass
B[6]	SRS_dly	Surround Delay	0	No Delay
			1	Delay 1 Fs
B[5]	PWM_768K_EN	PWM switching rate	0	384KHz
			1	768KHz
B[4]	ZDE	Automatic zero detection mute enable	0	Zero detection disable
			1	Zero detection enable
B[3]	EQL	EQ Link	0	Each channel uses individual EQ
			1	Channel-2 uses channel-1 EQ
B[2]	PSL	Post-scale link	0	Each channel uses individual post-scale
			1	Use channel-1 post-scale
B[1]		Reserved		
B[0]	HPB	DC blocking HPF bypass	0	HPF dc enable
			1	HPF dc bypass

- Address 0X0D, 0X0E ,0X0F,0X10,0X11,0X12, 0X13,0X14 : Channel configuration registers

AD82088D can configure each channel to enable or bypass DRC and channel volume and select the limiter set.

Address 0X0D and 0X0E; where x=1 or 2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	CxDRCGS	Channel X DRC gain step	00	DRC gain step =0.5dB
			01	DRC gain step =0.25dB
			1x	DRC gain step =0.125dB
B[3]	CxPCBP	Channel x Power Clipping bypass	0	Channel x PC enable
			1	Channel x PC bypass
B[2]	CxDRCBP	Channel x DRC bypass	0	Channel x DRC enable
			1	Channel x DRC bypass
B[1]		Reserved		
B[0]	CxVBP	Channel x Volume bypass	0	Channel x's master volume operation
			1	Channel x's master volume bypass

Address 0X0F, 0X10, 0X11, and 0X12; where x=3, 4, 5, 6

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	CxDRCGS	Channel X DRC gain step	00	DRC gain step =0.5dB
			01	DRC gain step =0.25dB
			1x	DRC gain step =0.125dB
B[2]	CxDRCBP	Channel x DRC bypass	0	Channel x DRC enable
			1	Channel x DRC bypass
B[1]		Reserved		
B[0]	CxVBP	Channel x Volume bypass	0	Channel x's master volume operation
			1	Channel x's master volume bypass

Address 0X13, and 0X14; where x=7 or 8

C7DRCBP/C8DRCBP use to control L/R post DRC.

The gains are internally setting and they can't be changed via I<sup>2</sup>C control.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	CxDRCGS	Channel X DRC gain step	00	DRC gain step =0.5dB
			01	DRC gain step =0.25dB
			1x	DRC gain step =0.125dB
B[2]	CxDRCBP	Channel x DRC bypass	0	Channel x DRC enable
			1	Channel x DRC bypass
B[1:0]		Reserved		

- Address 0X16 : Clock and FS detection (read only)

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	ASR_ERR	Auto sample rate detection error	0	Normal
			1	FS ERROR
B[6]	BCLK_FS_RATIO_ERR	BCLK/FS ratio error	0	Normal
			1	BCLK/FS ratio ERROR
B[5]	MCLK_FS_RATIO_ERR	MCLK/FS ratio error	0	Normal
			1	MCLK/FS ratio ERROR
B[4:0]	Reserved	Reserved		

● Address 0X17 : Clock detection Control

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	ASR_DET	Auto sample rate detection	0	Disable
			1	Enable
B[6]	BCLK_FS_RATIO_DET	Bit Clock/FS Ratio detection	0	Disable
			1	Enable
B[5]	MCLK_FS_RATIO_DET	Master Clock/FS Ratio detection	0	Disable
			1	Enable
B[4]	D_CKDET_EN	Digital Clock detection	0	Disable
			1	Enable
B[3]	FS_PMF_AUTO_EN	Sample rate and PMF auto change enable	0	Disable
			1	Enable
B[2]	A_CKDET_EN	Analog Clock detection	0	Disable
			1	Enable
B[1]	CKDET_SEL	Select A_CKDET or D_CKDET	0	D_CKDET
			1	A_CKDET
B[0]	RECOUNT_EN	ASRC RECOUNT EN	0	Disable
			1	Enable

● Address 0X18 : Dynamic Temperature Control (DTC)

AD82088D supports dynamic temperature control. The table describes the setting of DTC.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	DTC_EN	DTC Enable	0	Disable
			1	Enable
B[6:5]	DTC_TH	DTC Threshold	00	110 °C
			01	120 °C
			10	130 °C
			11	140 °C
B[4:3]	DTC_RATE	DTC Attack and Release Rate	00	1dB/sec
			01	0.5dB/sec
			10	0.33dB/sec
			11	0.25dB/sec
B[2:0]	X	Reserved		

Release threshold is always 10 °C smaller than attack threshold.

For example:

DTC threshold (attack threshold) =130 °C, the release threshold = 120 °C.

DTC threshold (attack threshold) =120 °C, the release threshold = 110 °C.

If junction temperature (Tj) exceeds 130 °C, amplifier gain will be lowered to timing of 1dB/sec. If amplifier gain falls and junction temperature (Tj) turns into less than 130 °C and larger than 120 °C, the gain will not increase or decrease. If amplifier gain falls and junction temperature (Tj) turns into less than 120 °C, amplifier gain will be raised to timing of 1dB/sec.

● Address 0X1A : State control 5

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	AQ_EN	AQ_EN register	0	Advanced Quaternary disable
			1	Advanced Quaternary enable
B[6]	MONO_EN	MONO enable register	0	Stereo
			1	MONO_EN=1 and MONO_KEY=3006(hex ) Output will become mono
B[5]	SW_RSTB	Software reset	0	Reset
			1	Normal operation
B[4]	LVUV_FADE	Low Under Voltage Fade	0	No Fade
			1	Fade
B[3]	DIS_OV_FADE	Disable over voltage fade	0	fade
			1	No fade
B[2]	CKDET_FADE	CLK Detect fade	0	fade
			1	No fade
B[1]	QT_EN	Power saving mode	0	Disable
			1	Enable
B[0]	PWM_SEL	PWM modulation	0	Qua-ternary
			1	Ternary

- Address 0X1B : State control 6

AD82088D can disable HV under voltage detection via bit 7.

AD82088D support multi-level HV under voltage detection via bit2~ bit0, using this function, AD82088D will fade out signal to avoid pop sounds if high voltage supply disappear before low voltage supply.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	DIS_HVUV	Disable HV under voltage selection	0	Enable
			1	Disable
B[6]		Reserved		
B[5]	POST_BOOST	POST boost +48dB	0	0dB
			1	+48dB
B[4]	Soft_clip	Soft clipping enable	0	disable
			1	enable
B[3]		Reserved		
B[2:0]	HV_UV SEL	UV detection level	000	3.8V
			001	6.7V
			010	9.4V
			011	12.3V
			100	14.3V
			101	18.2V
			Others	6.7V

- Address 0X1C: State control 7

The I<sup>2</sup>C device number can select 2 or 4 address in B[7].

The  $\overline{\text{ERROR}}$  pin of AD82088D is a dual function pin. It is treated as a I<sup>2</sup>C device address selection input when B[6] is set as low. It will become as an ERROR output pin when B[6] is set as high.

AD82088D can turn on delta quaternary modulation via bit 5.

AD82088D provide 2 kind of fade in/out speed via bit 2. One is 1.25ms from mute to 0dB. The other one is 10ms from mute to 0dB.

AD82088D provide noise gate function if receiving 2048 signal sample points smaller than noise gate attack level. User can change noise gate gain via bit1~ bit0. When noise gate function occurs, input signal will multiply noise gate gain (x1/8, x1/4 x1/2, x0). User can select fade out or not via bit 4.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	DEV_NUM	Device address number	0	2 address
			1	4 address
B[6]	A_SEL_FAULT	I <sup>2</sup> C address selection or ERROR output	0	I <sup>2</sup> C device address selection
			1	ERROR output
B[5]	D_MOD	Delta quaternary modulation	0	Disable
			1	enable
B[4]	DIS_NG_FADE	Disable noise gate fade	0	Fade
			1	No fade
B[3]	QD_EN	Quaternary and delta quaternary switching	0	Disable
			1	enable
B[2]	FADE_SPEED	Fade in/out speed selection	0	1.25ms
			1	10ms
B[1:0]	NG_GAIN[1:0]	Noise gate gain	00	x1/8
			01	x1/4
			10	x1/2
			11	Mute

- Address 0X1D ~0X32 : User-defined coefficients registers

An on-chip RAM in AD82088D stores user-defined EQ, mixing, pre-scale, post-scale coefficients...etc. The content of this coefficient RAM is indirectly accessed via coefficient registers, which consist of one base address register (address 0X1D), five sets of registers (address 0X1E to 0X31) of four consecutive 8-bit entries for each 28-bit coefficient, and one control register (address 0X32) to control access of the coefficients in the RAM..

## Address 0X1D

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	CFA[7:0]	Coefficient RAM base address	00000000	

## Address 0X1E, A1cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C1B[27:24]	First 4-bits of coefficients A1		

## Address 0X1F, A1cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1B[23:16]	Second byte of coefficients A1		

## Address 0X20, A1cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1B[15:8]	Third byte of coefficients A1		

## Address 0X21, A1cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1B[7:0]	Fourth byte of coefficients A1		

## Address 0X22, A2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C2B[27:24]	First 4-bits of coefficients A2		

## Address 0X23, A2cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2B[23:16]	Second byte of coefficients A2		

## Address 0X24, A2cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2B[15:8]	Third byte of coefficients A2		

## Address 0X25, A2cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2B[7:0]	Fourth byte of coefficients A2		

## Address 0X26, B1cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C3B[27:24]	First 4-bits of coefficients B1		

## Address 0X27, B1cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3B[23:16]	Second byte of coefficients B1		

## Address 0X28, B1cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3B[15:8]	Third byte of coefficients B1		

## Address 0X29, B1cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3B[7:0]	Fourth byte of coefficients B1		

## Address 0X2A, B2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C4B[27:24]	First 4-bits of coefficients B2		

## Address 0X2B, B2cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4B[23:16]	Second byte of coefficients B2		

## Address 0X2C, B2cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4B[15:8]	Third byte of coefficients B2		

## Address 0X2D, B2cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4B[7:0]	Fourth byte of coefficients B2		

## Address 0X2E, B2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C5B[27:24]	First 4-bits of coefficients A0		

Address 0X2F, A0cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5B[23:16]	Second byte of coefficients A0		

Address 0X30, A0cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5B[15:8]	Third byte of coefficients A0		

Address 0X31, A0cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5B[7:0]	Fourth byte of coefficients A0		

Address 0X32, CfRW

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6]	RBS	RAM bank selection	0	Select RAM bank 0
			1	Select RAM bank 1
B[5]	R3	Enable of reading three coefficients from RAM	0	Read complete
			1	Read enable
B[4]	W3	Enable of writing three coefficients to RAM	0	Write complete
			1	Write enable
B[3]	RA	Enable of reading a set of coefficients from RAM	0	Read complete
			1	Read enable
B[2]	R1	Enable of reading a single coefficient from RAM	0	Read complete
			1	Read enable
B[1]	WA	Enable of writing a set of coefficients to RAM	0	Write complete
			1	Write enable
B[0]	W1	Enable of writing a single coefficient to RAM	0	Write complete
			1	Write enable

● Address 0X33 : State control 8

AD82088D can support one band and three band DRC selection via bit3.

In three bands DRC, AD82088D has two different types for selection.

In one band DRC mode, CH1 and CH2 DRC threshold are the same via setting bit1, DRC\_LINK as 1, and CH1 and CH2 can have different DRC threshold via setting bit1 as 0.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3]	DRC_SEL	DRC mode selection	0	One band DRC
			1	Three band DRC
B[2]	THREE_DRC_TYPE	Three band DRC type	0	TYPE1
			1	TYPE2
B[1]	DRC_LINK	One band DRC link	0	1.1 application
			1	Stereo application
B[0]		Reserved		

● Address 0X34: AGL control

AD82088D provides AGL function for each channel via bit 7, 6 and 5.

And AGL gain step can be select via bit 4, 3 and 2.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	CH1_AGLEN	Channel 1 AGL enable	0	Disable
			1	Enable
B[6]	CH2_AGLEN	Channel 2 AGL enable	0	Disable
			1	Enable
B[5:4]	CH1_AGL_SHIFT	Channel 1 AGL gain step	00	0.125dB
			01	0.25dB
			10	0.5dB
			11	1dB
B[3:2]	CH2_AGL_SHIFT	Channel 2 AGL shift	00	0.125dB
			01	0.25dB
			10	0.5dB
			11	1dB
B[1:0]		Reserved		

- Address 0X35/0X36: Volume fine tune

AD82088D supports both master-volume fine tune and channel-volume control fine tune modes. Both volume control settings range from 0dB ~ -0.375dB and 0.125dB per step. Note that the master volume fine tune is added to the individual channel volume fine tune as the total volume fine tune.

## Address 0X35

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	MV_FT	Master Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[5:4]	C1V_FT	Channel 1 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[3:2]	C2V_FT	Channel 2 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[1:0]	C3V_FT	Channel 3 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB

Address 0X36

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	C4V_FT	Channel 4 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[5:4]	C5V_FT	Channel 5 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[3:2]	C6V_FT	Channel 6 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[1:0]		Reserved		

- Address 0X37 : Device number and Version number

Device number and version number are the ID for the device.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]	DN	Device number	0110	Identification code
B[3:0]	VN	Version number	1100	Identification code

- Address 0X38 : level meter clear

AD82088D has 8 set of level meter which hold the maximum absolute value.

Each level meter has its own level meter clear.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	C1_CLR	Clear CH1 level meter	0	No clear
			1	Clear
B[6]	C2_CLR	Clear CH2 level meter	0	No clear
			1	Clear
B[5]	C3_CLR	Clear CH3 level meter	0	No clear
			1	Clear
B[4]	C4_CLR	Clear CH4 level meter	0	No clear
			1	Clear
B[3]	C5_CLR	Clear CH5 level meter	0	No clear
			1	Clear
B[2]	C6_CLR	Clear CH6 level meter	0	No clear
			1	Clear
B[1]	C7_CLR	Clear CH7 level meter	0	No clear
			1	Clear
B[0]	C8_CLR	Clear CH8 level meter	0	No clear
			1	Clear

- Address 0X39 : Power meter clear

AD82088D has 8 set of level meter which continue update RMS value.

Each level meter has its own power meter clear.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	C1_CLR_RMS	Clear CH1 power meter	0	No clear
			1	Clear
B[6]	C2_CLR_RMS	Clear CH2 power meter	0	No clear
			1	Clear
B[5]	C3_CLR_RMS	Clear CH3 power meter	0	No clear
			1	Clear
B[4]	C4_CLR_RMS	Clear CH4 power meter	0	No clear
			1	Clear
B[3]	C5_CLR_RMS	Clear CH5 level meter	0	No clear
			1	Clear
B[2]	C6_CLR_RMS	Clear CH6 level meter	0	No clear
			1	Clear
B[1]	C7_CLR_RMS	Clear CH7 level meter	0	No clear
			1	Clear
B[0]	C8_CLR_RMS	Clear CH8 level meter	0	No clear
			1	Clear

● Address 0X3A : First byte of C1 level meter

In one band DRC, channel-1 level meter is used for L channel.

In three bands DRC, channel-1 level meter is high frequency path of L channel.

The addresses to show channel-1 level meter are 0X3A, 0X3B, 0X3C, and 0X3D.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C1_LEVEL[27:24]	First byte of channel 1 level meter	0000	Reset value
			X	Read out

● Address 0X3B : Second byte of C1 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1_LEVEL[23:16]	Second byte of channel 1 level meter	00000000	Reset value
			X	Read out

● Address 0X3C : Third byte of C1 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1_LEVEL[15:8]	Third byte of channel 1 level meter	00000000	Reset value
			X	Read out

● Address 0X3D : Fourth byte of C1 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1_LEVEL[7:0]	Fourth byte of channel 1 level meter	00000000	Reset value
			X	Read out

● Address 0X3E : First byte of C2 level meter

In one band DRC, channel-2 level meter is used for R channel.

In three bands DRC, channel-2 level meter is high frequency path of R channel.

The addresses to show channel-2 level meter are 0X3E, 0X3F, 0X40, and 0X41.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C2_LEVEL[27:24]	First byte of channel 2 level meter	0000	Reset value
			X	Read out

● Address 0X3F : Second byte of C2 level meter

In one band DRC, channel-2 level meter is used for R channel.

In two/three bands DRC, channel-2 level meter is high frequency path of R channel.

The addresses to show channel-2 level meter are 0X47, 0X48, and 0X49.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2_LEVEL[23:16]	Second byte of channel 2 level meter	00000000	Reset value
			X	Read out

● Address 0X40 : Third byte of C2 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2_LEVEL[15:8]	Third byte of channel 2 level meter	00000000	Reset value
			X	Read out

● Address 0X41 : Fourth byte of C2 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2_LEVEL[7:0]	Fourth byte of channel 2 level meter	00000000	Reset value
			X	Read out

● Address 0X42 : First byte of C3 level meter

In one bands DRC, channel-3 level meter is no use.

In three bands DRC, channel-3 level meter is low frequency path of L channel.

The addresses to show channel-3 level meter are 0X42, 0X43, 0X44, and 0X45.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C3_LEVEL[27:24]	First byte of channel 3 level meter	0000	Reset value
			X	Read out

● Address 0X43 : Second byte of C3 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3_LEVEL[23:16]	Second byte of channel 3 level meter	00000000	Reset value
			X	Read out

- Address 0X44 : Third byte of C3 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3_LEVEL[15:8]	Third byte of channel 3 level meter	00000000	Reset value
			X	Read out

- Address 0X45 : Fourth byte of C3 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3_LEVEL[7:0]	Fourth byte of channel 3 level meter	00000000	Reset value
			X	Read out

- Address 0X46 : First byte of C4 level meter

In one bands DRC, channel-4 level meter is no use.

In three bands DRC, channel-4 level meter is low frequency path of R channel.

The addresses to show channel-4 level meter are 0X46, 0X47, 0X48, and 0X49.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C4_LEVEL[27:24]	First byte of channel 4 level meter	0000	Reset value
			X	Read out

- Address 0X47 : Second byte of C4 level meter

I

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4_LEVEL[23:16]	Second byte of channel 4 level meter	00000000	Reset value
			X	Read out

- Address 0X48 : Third byte of C4 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4_LEVEL[15:8]	Third byte of channel 4 level meter	00000000	Reset value
			X	Read out

- Address 0X49 : Fourth byte of C4 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4_LEVEL[7:0]	Fourth byte of channel 4 level meter	00000000	Reset value
			X	Read out

- Address 0X4A : First byte of C5 level meter

In one band DRC, channel-5 level meter is no use.

In three bands DRC, channel-5 level meter is band pass frequency path of L channel.

The addresses to show channel-5 level meter are 0X4A, 0X4B, 0X4C, and 0X4D.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C5_LEVEL[27:24]	First byte of channel 5 level meter	0000	Reset value
			X	Read out

- Address 0X4B : Second byte of C5 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5_LEVEL[23:16]	Second byte of channel 5 level meter	00000000	Reset value
			X	Read out

- Address 0X4C : Third byte of C5 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5_LEVEL[15:8]	Third byte of channel 5 level meter	00000000	Reset value
			X	Read out

- Address 0X4D : Fourth byte of C5 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5_LEVEL[7:0]	Fourth byte of channel 5 level meter	00000000	Reset value
			X	Read out

● Address 0X4E : First byte of C6 level meter

In one band DRC, channel-6 level meter is no use.

In three bands DRC, channel-6 level meter is band pass frequency path of R channel.

The addresses to show channel-6 level meter are 0X4E, 0X4F, 0X50, and 0X51.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C6_LEVEL[27:24]	First byte of channel 6 level meter	0000	Reset value
			X	Read out

● Address 0X4F : Second byte t of C6 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C6_LEVEL[23:16]	Second byte of channel 6 level meter	0000000	Reset value
			X	Read out

● Address 0X50 : Third byte of C6 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C6_LEVEL[15:8]	Third byte of channel 6 level meter	0000000	Reset value
			X	Read out

● Address 0X51 : Fourth byte t of C6 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C6_LEVEL[7:0]	Fourth byte of channel 6 level meter	0000000	Reset value
			X	Read out

● Address 0X52 : Firth byte of C7 level meter

In one band DRC, channel-7 level meter is no use.

In three bands DRC, channel-7 level meter is summation path of L channel.

The addresses to show channel-7 level meter are 0X52, 0X53, 0X54, and 0X55.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C7_LEVEL[27:24]	First byte of channel 7 level meter	0000	Reset value
			X	Read out

- Address 0X53 : Second byte of C7 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C7_LEVEL[23:16]	Second byte of channel 7 level meter	00000000	Reset value
			X	Read out

- Address 0X54 : Third byte of C7 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C7_LEVEL[15:8]	Third byte of channel 7 level meter	00000000	Reset value
			X	Read out

- Address 0X55 : Fourth byte of C7 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C7_LEVEL[7:0]	Fourth byte of channel 7 level meter	00000000	Reset value
			X	Read out

- Address 0X56 : First byte of C8 level meter

In one band DRC, channel-8 level meter is no use.

In three bands DRC, channel-8 level meter is summation path of L channel.

The addresses to show channel-8 level meter are 0X56, 0X57, 0X58, and 0X59.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C8_LEVEL[27:24]	First byte of channel 8 level meter	0000	Reset value
			X	Read out

- Address 0X57 : Second byte of C8 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C8_LEVEL[23:16]	Second byte of channel 8 level meter	00000000	Reset value
			X	Read out

- Address 0X58 : Third byte of C8 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C8_LEVEL[15:8]	Third byte of channel 8 level meter	00000000	Reset value
			X	Read out


- Address 0X59 : Fourth byte t of C8 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C8_LEVEL[7:0]	Fourth byte of channel 8 level meter	00000000	Reset value
			X	Read out

● Address 0X5A : I<sup>2</sup>S output selection

AD82088D provide I<sup>2</sup>S output function and the output point can be selected via bit 2~bit 0.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:5]		Reserved		
B[4]	MTDMOC	Multi chip TDM control	1	enable
			0	disable
B[3]	SDATAO_CTRL	SDTATO pin control	0	GND
			1	SDATAO
B[2:0]	I2S_DO_SEL	I <sup>2</sup> S DATA OUTPUT selection	000	ASRC output (Point1)
			001	Pre-scale output (Point2)
			010	Mixer output (Point3)
			011	EQ10 output (Point4)
			100	Volume output (Point5)
			101	clipping output (Point6)
			110	Compensate filter output (Point7)
			111	DC blocking HPF output (Point8)



- Address 0X5B : MONO\_KEY high byte

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	MK_HBYTE	MONO KEY high byte	others	Stereo
			00110000	Mono

- Address 0X5C : MONO\_KEY low byte

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	MK_LBYTE	MONO KEY low byte	others	Stereo
			00000110	Mono

- Address 0X5E : TDM word length selection

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:2]		Reserved		
B[1:0]	WORD_WIDTH_SEL	TDM word length selection	00	32 bits
			01	24 bits
			10	20 bits
			11	16 bits

- Address 0X5F : TDM offset

These bits control the offset of audio data in the audio frame for both input and output. The offset is defined as the number of BCLK from the starting (MSB) of audio frame to the starting of the desired audio sample

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	TDM_OFFSET	TDM offset bits	00000000	Offset is 0 BCLK
			00000001	Offset is 1 BCLK
			00000010	Offset is 2 BCLK
			...	
			11111101	Offset is 253 BCLK
			11111110	Offset is 254 BCLK
			11111111	Offset is 255 BCLK

- Address 0X60 : Channel1 EQ bypass byte 1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	CH1_EQ1_BYP	Channel 1 EQ1 Bypass	0	Enable
			1	Bypass
B[6]	CH1_EQ2_BYP	Channel 1 EQ2 Bypass	0	Enable
			1	Bypass
B[5]	CH1_EQ3_BYP	Channel 1 EQ3 Bypass	0	Enable
			1	Bypass
B[4]	CH1_EQ4_BYP	Channel 1 EQ4 Bypass	0	Enable
			1	Bypass
B[3]	CH1_EQ5_BYP	Channel 1 EQ5 Bypass	0	Enable
			1	Bypass
B[2]	CH1_EQ6_BYP	Channel 1 EQ6 Bypass	0	Enable
			1	Bypass
B[1]	CH1_EQ7_BYP	Channel 1 EQ7 Bypass	0	Enable
			1	Bypass
B[0]	CH1_EQ8_BYP	Channel 1 EQ8 Bypass	0	Enable
			1	Bypass

● Address 0X61 : Channel1 EQ bypass byte 2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	CH1_EQ9_BYP	Channel 1 EQ9 Bypass	0	Enable
			1	Bypass
B[6]	CH1_EQ10_BYP	Channel 1 EQ10 Bypass	0	Enable
			1	Bypass
B[5]	CH1_EQ11_BYP	Channel 1 EQ11 Bypass	0	Enable
			1	Bypass
B[4]	CH1_EQ12_BYP	Channel 1 EQ12 Bypass	0	Enable
			1	Bypass
B[3]	CH1_EQ13_BYP	Channel 1 EQ13 Bypass	0	Enable
			1	Bypass
B[2]	CH1_EQ14_BYP	Channel 1 EQ14 Bypass	0	Enable
			1	Bypass
B[1]	CH1_EQ15_BYP	Channel 1 EQ15 Bypass	0	Enable
			1	Bypass
B[0]	CH1_EQ16_BYP	Channel 1 EQ16 Bypass	0	Enable
			1	Bypass

- Address 0X62 : Channel1 EQ bypass byte 3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3]	CH1_EQ17_BYP	Channel 1 EQ17 Bypass	0	Enable
			1	Bypass
B[2]	CH1_EQ18_BYP	Channel 1 EQ18 Bypass	0	Enable
			1	Bypass
B[1]	CH1_EQ19_BYP	Channel 1 EQ19 Bypass	0	Enable
			1	Bypass
B[0]	CH1_EQ20_BYP	Channel 1 EQ20 Bypass	0	Enable
			1	Bypass

- Address 0X63 : Channel2 EQ bypass byte 1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	CH2_EQ1_BYP	Channel 2 EQ1 Bypass	0	Enable
			1	Bypass
B[6]	CH2_EQ2_BYP	Channel 2 EQ2 Bypass	0	Enable
			1	Bypass
B[5]	CH2_EQ3_BYP	Channel 2 EQ3 Bypass	0	Enable
			1	Bypass
B[4]	CH2_EQ4_BYP	Channel 2 EQ4 Bypass	0	Enable
			1	Bypass
B[3]	CH2_EQ5_BYP	Channel 2 EQ5 Bypass	0	Enable
			1	Bypass
B[2]	CH2_EQ6_BYP	Channel 2 EQ6 Bypass	0	Enable
			1	Bypass
B[1]	CH2_EQ7_BYP	Channel 2 EQ7 Bypass	0	Enable
			1	Bypass
B[0]	CH2_EQ8_BYP	Channel 2 EQ8 Bypass	0	Enable
			1	Bypass

- Address 0X64 : Channel2 EQ bypass byte 2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	CH2_EQ9_BYP	Channel 2 EQ9 Bypass	0	Enable
			1	Bypass
B[6]	CH2_EQ10_BYP	Channel 2 EQ10 Bypass	0	Enable
			1	Bypass
B[5]	CH2_EQ11_BYP	Channel 2 EQ11 Bypass	0	Enable
			1	Bypass
B[4]	CH2_EQ12_BYP	Channel 2 EQ12 Bypass	0	Enable
			1	Bypass
B[3]	CH2_EQ13_BYP	Channel 2 EQ13 Bypass	0	Enable
			1	Bypass
B[2]	CH2_EQ14_BYP	Channel 2 EQ14 Bypass	0	Enable
			1	Bypass
B[1]	CH2_EQ15_BYP	Channel 2 EQ15 Bypass	0	Enable
			1	Bypass
B[0]	CH2_EQ16_BYP	Channel 2 EQ16 Bypass	0	Enable
			1	Bypass

- Address 0X65 : Channel2 EQ bypass byte 3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3]	CH2_EQ17_BYP	Channel 2 EQ17 Bypass	0	Enable
			1	Bypass
B[2]	CH2_EQ18_BYP	Channel 2 EQ18 Bypass	0	Enable
			1	Bypass
B[1]	CH2_EQ19_BYP	Channel 2 EQ19 Bypass	0	Enable
			1	Bypass
B[0]	CH2_EQ20_BYP	Channel 2 EQ20 Bypass	0	Enable
			1	Bypass

● Address 0X66 : Compensate filter control

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	COMPEN_EN	Compensate filter enable	0	Disable
			1	Enable
B[6]	DSP_SYN_EN	DSP timer sync LRCK enable	0	Disable
			1	Enable
B[5:0]		Reserved		

● Address 0X67 : Power saving mode switching level

If the PWM exceeds the programmed switching power level (default 20\*40ns), the modulation algorithm will change from default modulation scheme into power saving mode scheme. It results in higher power efficiency during larger power output operations. If the PWM drops below the programmed switching power level - programmed switching window (default (20-5)\*40ns), the modulation algorithm will change back to default modulation scheme.

Switching scheme is related to QT\_EN (address0X1A, B[1]), D\_MOD (address0X1C, B[5]), QD\_EN (address0X1C, B[3]), and DUTY\_PWM\_EN (address0X1A, B[7]).

AD83586C has three type switching schemes and they share the same switching scheme.

One time will only have one switching scheme.

Case1: QT\_EN =1, D\_MOD =0, QD\_EN=0, DUTY\_PWM\_EN =0

The default modulation scheme is quaternary and power saving mode scheme is ternary.

Case2: QT\_EN =1, D\_MOD =1, QD\_EN =0, DUTY\_PWM\_EN =0.

The default modulation scheme is delta quaternary and power saving mode scheme is ternary.

Case3: QT\_EN =1, D\_MOD =0, QD\_EN =0, DUTY\_PWM\_EN =1.

The default modulation scheme is advance quaternary and power saving mode scheme is ternary.

Case4: QT\_EN =0, D\_MOD =0, QD\_EN=1, DUTY\_PWM\_EN =0.

The default modulation scheme is quaternary and power saving mode scheme is delta quaternary.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:5]	SW_WINDOW	Power saving mode switching window	000	7.03125%
			001	6.25%
			010	5.46875%
			011	4.6875%
			100	3.90625%
			101	3.125%
			110	2.34375%
			111	1.5625%

B[4:0]	QT_SW_LEVEL	Power saving mode switching level	11111	48.4375%
			11110	46.875%
			:	:
			10000	25%
			01111	23.4375%
			01110	21.875%
			01101	20.3125%
			01100	18.75%
			01011	17.1875%
			01010	15.625%
			:	:
			00001	3.125%
			00000	3.125%

● Address 0X69 : Protection register

The protection registers will show what kind of protection occurs.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	A_OCP_N	OCP register	0	OC occur
			1	Normal
B[6]	A_OTP_N	OTP register	0	OT occur
			1	Normal
B[5]	A_UV_N	UV register	0	UV occur
			1	Normal
B[4]	A_BSUV	BSUV register	0	BSUV ever occur
			1	Normal
B[3]	A_BSOV	BSOV register	0	BSOV ever occur
			1	Normal
B[2]	A_CKERR_N	CKERR register	0	CKERR occur
			1	Normal
B[1]	A_OVP_N	OVP register	0	OV occur
			1	Normal
B[0]	D_CKERR_N	D_CKERR register	0	D_CKERR occur
			1	Normal

- Address 0X6A : Protection latch register

The protection registers will show what kind of protection ever occurred.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	A_OCP_N_LATCH	OCP latch register	0	OC ever occur
			1	Normal
B[6]	A_OTP_N_LATCH	OTP latch register	0	OT ever occur
			1	Normal
B[5]	A_UV_N_LATCH	UV latch register	0	UV ever occur
			1	Normal
B[4]	A_BSUV_LATCH	BSUV latch register	0	BSUV ever occur
			1	Normal
B[3]	A_BSOV__LATCH	BSOV latch register	0	BSOV ever occur
			1	Normal
B[2]	A_CKERR_N_LATCH	CKERR latch register	0	CKERR ever occur
			1	Normal
B[1]	A_OVP_N_LATCH	OVP latch register	0	OV ever occur
			1	Normal
B[0]	D_CKERR__LATCH	D_CKERR latch register	0	D_CKERR ever occur
			1	Normal

- Address 0X6B : Protection latch clear register

The protection latch clear registers will show what kind of protection ever occurred.

Using the protection latch clear registers can clear the corresponding protection latch registers.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	A_OCP_N_CLEAR	OCP latch clear register	0	No clear
			1	Clear
B[6]	A_OTP_N_CLEAR	OTP latch clear register	0	No clear
			1	Clear
B[5]	A_UV_N_CLEAR	UV latch clear register	0	No clear
			1	Clear
B[4]	A_BSUV_CLEAR	BSUV latch clear register	0	No clear
			1	Clear
B[3]	A_BSOV_CLEAR	BSOV latch clear register	0	No clear
			1	Clear
B[2]	A_CKERR_N_CLEAR	CKERR latch clear register	0	No clear
			1	Clear
B[1]	A_OVP_N_CLEAR	OVP latch clear register	0	No clear
			1	Clear
B[0]	D_CKERR_CLEAR	D_CLCOK ERROR latch clear register	0	No clear
			1	Clear

**RAM access**

The procedure to read/write coefficient(s) from/to RAM is as followings:

**Read a single coefficient from RAM:**

1. Write 7-bis of address to I<sup>2</sup>C address-0X1D
2. Write 1 to R1 bit and write 1/0 to RBS in address-0X32
3. Read first byte of coefficient in I<sup>2</sup>C address-0X1E
4. Read second byte of coefficient in I<sup>2</sup>C address-0X1F
5. Read third byte of coefficient in I<sup>2</sup>C address-0X20
6. Read fourth byte of coefficient in I<sup>2</sup>C address-0X21

**Read a set of coefficients from RAM:**

1. Write 7-bits of address to I<sup>2</sup>C address-0X1D
2. Write 1 to RA bit and write 1/0 to RBS in address-0X32
3. Read first byte of coefficient A1 in I<sup>2</sup>C address-0X1E
4. Read second byte of coefficient A1 in I<sup>2</sup>C address-0X1F
5. Read third byte of coefficient A1 in I<sup>2</sup>C address-0X20
6. Read fourth byte of coefficient A1 in I<sup>2</sup>C address-0X21
7. Read first byte of coefficient A2 in I<sup>2</sup>C address-0X22
8. Read second byte of coefficient A2 in I<sup>2</sup>C address-0X23
9. Read third byte of coefficient A2 in I<sup>2</sup>C address-0X24
10. Read fourth byte of coefficient A2 in I<sup>2</sup>C address-0X25
11. Read first byte of coefficient B1 in I<sup>2</sup>C address-0X26
12. Read second byte of coefficient B1 in I<sup>2</sup>C address-0X27
13. Read third byte of coefficient B1 in I<sup>2</sup>C address-0X28
14. Read fourth byte of coefficient B1 in I<sup>2</sup>C address-0X29
15. Read first byte of coefficient B2 in I<sup>2</sup>C address-0X2A
16. Read second byte of coefficient B2 in I<sup>2</sup>C address-0X2B
17. Read third byte of coefficient B2 in I<sup>2</sup>C address-0X2C
18. Read fourth byte of coefficient B2 in I<sup>2</sup>C address-0X2D
19. Read first byte of coefficient A0 in I<sup>2</sup>C address-0X2E
20. Read second byte of coefficient A0 in I<sup>2</sup>C address-0X2F
21. Read third byte of coefficient A0 in I<sup>2</sup>C address-0X30
22. Read fourth byte of coefficient A0 in I<sup>2</sup>C address-0X31

**Write a single coefficient from RAM:**

1. Write 7-bis of address to I<sup>2</sup>C address-0X1D
2. Write first byte of coefficient in I<sup>2</sup>C address-0X1E
3. Write second byte of coefficient in I<sup>2</sup>C address-0X1F
4. Write third byte of coefficient in I<sup>2</sup>C address-0X20
5. Write fourth byte of coefficient in I<sup>2</sup>C address-0X21
6. Write 1 to W1 bit and write 1/0 to RBS in address-0X32

**Write a set of coefficients from RAM:**

1. Write 7-bits of address to I<sup>2</sup>C address-0X1D
2. Write first byte of coefficient A1 in I<sup>2</sup>C address-0X1E
3. Write second byte of coefficient A1 in I<sup>2</sup>C address-0X1F
4. Write third byte of coefficient A1 in I<sup>2</sup>C address-0X20
5. Write fourth byte of coefficient A1 in I<sup>2</sup>C address-0X21
6. Write first byte of coefficient A2 in I<sup>2</sup>C address-0X22
7. Write second byte of coefficient A2 in I<sup>2</sup>C address-0X23
8. Write third byte of coefficient A2 in I<sup>2</sup>C address-0X24
9. Write fourth byte of coefficient A2 in I<sup>2</sup>C address-0X25
10. Write first byte of coefficient B1 in I<sup>2</sup>C address-0X26
11. Write second byte of coefficient B1 in I<sup>2</sup>C address-0X27
12. Write third byte of coefficient B1 in I<sup>2</sup>C address-0X28
13. Write fourth byte of coefficient B1 in I<sup>2</sup>C address-0X29
14. Write first byte of coefficient B2 in I<sup>2</sup>C address-0X2A
15. Write second byte of coefficient B2 in I<sup>2</sup>C address-0X2B
16. Write third byte of coefficient B2 in I<sup>2</sup>C address-0X2C
17. Write fourth byte of coefficient B2 in I<sup>2</sup>C address-0X2D
18. Write first byte of coefficient A0 in I<sup>2</sup>C address-0X2E
19. Write second byte of coefficient A0 in I<sup>2</sup>C address-0X2F
20. Write third byte of coefficient A0 in I<sup>2</sup>C address-0X30
21. Write fourth byte of coefficient A0 in I<sup>2</sup>C address-0X31
22. Write 1 to WA bit and write 1/0 to RBS in address-0X32

*Note that: the read and write operation on RAM coefficients works only if LRCIN switching on rising edge. And, before each writing operation, it is necessary to read the address-0X32 to confirm whether RAM is writable current in first. If the logic of W1 or WA is high, the coefficient writing is prohibited.*

- User-defined equalizer

The AD82080D provides 40 parametric Equalizer (EQ). User can program suitable coefficients via I<sup>2</sup>C control interface to program the required audio band frequency response for every EQ. The transfer function

$$H(z) = \frac{A_0 + A_1z^{-1} + A_2z^{-2}}{1 + B_1z^{-1} + B_2z^{-2}}$$

The data format of 2's complement binary code for EQ coefficient is 3.25. i.e., 3-bits for integer (MSB is the sign bit) and 25-bits for mantissa. Each coefficient range is from 0x8000000 (-4) to 0x7FFFFFFF (+3.99999997). These coefficients are stored in User Defined RAM and are referenced in following manner:

$$CHxEQyA0 = A0$$

$$CHxEQyA1 = A1$$

$$CHxEQyA2 = A2$$

$$CHxEQyB1 = -B1$$

$$CHxEQyB2 = -B2$$


Where x and y represents the number of channel and the band number of EQ biquard.

All user-defined filters are path-through, where all coefficients are defaulted to 0 after being powered up, except the A0 that is set to 0x2000000 which represents 1.

● EQ arrangement


AD82088D provide 20 EQ per channel.

In three bands EQ-13, EQ-14, EQ-15, EQ-16, EQ-17, EQ-18, EQ-19 and EQ-20 will perform as HPF1/2, LPF1/2, BPF\_H1/2, and BPF\_L1/2 respectively.



Mixer

The AD82088D provides mixers to generate the extra audio source from the input left and right channels. The coefficients of mixers are defined in range from 0x800000 (-1) to 0x7FFFFFFF (0.9999998808). The function block diagram is as following:



● **Pre-scale**

For each audio channel, AD82088D can scale input signal level prior to EQ processing which is realized by a 28-bit signed fractional multiplier. The pre-scale factor, ranging from -16 (0x8000000) to 15.99999988 (0x7FFFFFFF), for this multiplier, can be loaded into RAM. The default values of the pre-scaling factors are set to 0x07e88e0. Programming of RAM is described in RAM access.

● **Post-scale**

The AD82088D provides an additional multiplication after equalizing and before interpolation stage, which is realized by a 28-bit signed fractional multiplier. The post-scaling factor, ranging from -4 (0x8000000) to 3.99999997 (0x7FFFFFFF), for this multiplier, can be loaded into RAM. The default values of the post-scaling factors are set to 0x2000000. All channels can use the channel-1 post-scale factor by setting the post-scale link. Programming of RAM is described in RAM access.

● **Power Clipping**

The AD82088D provides power clipping function to avoid excessive signal that may destroy loud speaker. 3. The power clipping level is defined by 28-bit representation and is stored in RAM address 0X70 of RAM bank 0. The following table shows the power clipping level's numerical representation.

$GAIN=5*ANA\_GAIN$  (Note. ANA\_GAIN, please refer the setting to address 0X5E)

Sample calculation for power clipping

Max amplitude	dB	Linear	Decimal	Hex (3.25 format)
GAIN	0	1	33554432	2000000
GAIN *0.707	-3	0.707	23722976	169FBE0
GAIN *0.5	-6	0.5	16777216	1000000
GAIN *L	x	$L=10^{(x/20)}$	$D=33554432xL$	$H=dec2hex(D)$

● **DRC threshold**

The AD82088D provides DRC function. When the input average exceeds the programmable DRC threshold value, the output power will be limited by this threshold power level via gradual gain reduction. Four sets of DRC are provided. DRC1 is used for high frequency path in three bands DRC and used for L/R channel in one band DRC. DRC2 is used for low frequency path in three bands DRC. DRC3 is used for band pass frequency path in three bands DRC. DRC4 is used for the post DRC.

After AD82088D has reached the DRC threshold, its output power will be limited to that level. The output power level will be gradually adjusted to the programmable DRC threshold level. DRC threshold is defined by 28-bit presentation and is stored in RAM address 0X7A of RAM bank 0 and RAM address 0X70, 0X74,

0X78 of RAM bank 1.

The following table shows the DRC threshold's numerical representation. "T" is the threshold of DRC.

The equation is

$$T_{dB} = (T - 24) / 6.0206(dB)$$

Ex: T=-6 db, TdB=(-6-24)/6.0206=-4.982892(dB)

T<sub>Dec</sub>=-41799528

T<sub>Hex</sub>=0XD823098

Vp=5\*ANA\_GAIN\*[10^((T+4)/20)] (Note. ANA\_GAIN, please refer the setting to address 0X5E)

Sample calculation for DRC threshold

Power	T	TdB	Decimal	Hex (5.23 format)
(Vp^2)/2R	-4	-4.65	-39012893	DACB5E3
	-7	-5.149	-43192845	D6CEDF3
	X	(x-24)/6.0206	D=2^23*TdB	H=dec2hex(D)

● **DRC slope**

The AD82088D DRC provides limiter and compressor. Using slope to decide compression factor. The relationship between the ratio R and the slope S is

$$S = 1 - \frac{1}{R}$$

$$R = \frac{1}{1 - S} = \frac{x - Threshold(dB)}{y - Threshold(dB)}$$

DRC slope is defined by 28bit and is stored in RAM address 0x7B of RAM bank 0 and RAM address 0X71, 0X75, 0X79 of RAM bank 1.

Ex: Setting DRC is limiter, S=1 (R=∞).

S\_DEC=1\*2^25 = 33554432

S\_HEX = 0X2000000

● **Noise Gate Attack Level**

When both left and right signals have 2048 consecutive sample points less than the programmable noise gate attack level, the audio signal will multiply noise gate gain, which can be set at x1/8, x1/4, x1/2, or zero if the noise gate function is enabled. Noise gate attack level is defined by 28-bit representation and is stored in RAM address 0X71 of RAM bank 0.


● **Noise Gate Release Level**

After entering the noise gating status, the noise gain will be removed whenever AD82088D receives any input signal that is more than the noise gate release level. Noise gate release level is defined by 28-bit representation and is stored in RAM address 0X72 of RAM bank 0. The following table shows the noise gate attack and release threshold level’s numerical representation.

Sample calculation for noise gate attack and release level

Input amplitude (dB)	Linear	Decimal	Hex (1.27 format)
0	1	8388607	7FFFFFF0
-100	$10^{-5}$	83	530
-110	$10^{-5.5}$	26	1A0
x	$L=10^{(x/20)}$	$D=8388607 \times L$	$H=\text{dec2hex}(D)$

● **DRC Energy Coefficient**



The above figure illustrates the digital processing of calculating RMS signal power. In this processing, a DRC energy coefficient is required, which can be programmed for different frequency range. Four sets of energy coefficients are provided and used for respective DRC. Energy coefficient is defined by 28-bit representation and is stored in RAM address 0X73, 0X74, 0X75, and 0X76 of RAM bank 0. The following table shows the DRC energy coefficient numerical representation.

Sample calculation for DRC energy coefficient

DRC energy coefficient	dB	Linear	Decimal	Hex (1.27 format)
1	0	1	8388607	7FFFFFF0
1/256	-48.2	1/256	32768	80000
1/1024	-60.2	1/1024	8192	20000
L	x	$L=10^{(x/20)}$	$D=8388607 \times L$	$H=\text{dec2hex}(D)$

The user defined RAM

The contents of user defined RAM is represented in following table.

RAM Bank selection = 0

Address	NAME	Coefficient	Default	Format
0x00	1 <sup>st</sup> SET Channel-1 EQ1	CH1EQ1A1	0x0000000	3.25
0x01		CH1EQ1A2	0x0000000	3.25
0x02		CH1EQ1B1	0x0000000	3.25
0x03		CH1EQ1B2	0x0000000	3.25
0x04		CH1EQ1A0	0x2000000	3.25
0x05	1 <sup>st</sup> SET Channel-1 EQ2	CH1EQ2A1	0x0000000	3.25
0x06		CH1EQ2A2	0x0000000	3.25
0x07		CH1EQ2B1	0x0000000	3.25
0x08		CH1EQ2B2	0x0000000	3.25
0x09		CH1EQ2A0	0x2000000	3.25
0x0A	1 <sup>st</sup> SET Channel-1 EQ3	CH1EQ3A1	0x0000000	3.25
0x0B		CH1EQ3A2	0x0000000	3.25
0x0C		CH1EQ3B1	0x0000000	3.25
0x0D		CH1EQ3B2	0x0000000	3.25
0x0E		CH1EQ3A0	0x2000000	3.25
0x0F	1 <sup>st</sup> SET Channel-1 EQ4	CH1EQ4A1	0x0000000	3.25
0x10		CH1EQ4A2	0x0000000	3.25
0x11		CH1EQ4B1	0x0000000	3.25
0x12		CH1EQ4B2	0x0000000	3.25
0x13		CH1EQ4A0	0x2000000	3.25
0x14	1 <sup>st</sup> SET Channel-1 EQ5	CH1EQ5A1	0x0000000	3.25
0x15		CH1EQ5A2	0x0000000	3.25
0x16		CH1EQ5B1	0x0000000	3.25
0x17		CH1EQ5B2	0x0000000	3.25
0x18		CH1EQ5A0	0x2000000	3.25
0x19	1 <sup>st</sup> SET Channel-1 EQ6	CH1EQ6A1	0x0000000	3.25
0x1A		CH1EQ6A2	0x0000000	3.25
0x1B		CH1EQ6B1	0x0000000	3.25
0x1C		CH1EQ6B2	0x0000000	3.25
0x1D		CH1EQ6A0	0x2000000	3.25
0x1E	1 <sup>st</sup> SET Channel-1 EQ7	CH1EQ7A1	0x0000000	3.25
0x1F		CH1EQ7A2	0x0000000	3.25
0x20		CH1EQ7B1	0x0000000	3.25

0x21		CH1EQ7B2	0x0000000	3.25
0x22		CH1EQ7A0	0x2000000	3.25
0x23	1 <sup>st</sup> SET Channel-1 EQ8	CH1EQ8A1	0x0000000	3.25
0x24		CH1EQ8A2	0x0000000	3.25
0x25		CH1EQ8B1	0x0000000	3.25
0x26		CH1EQ8B2	0x0000000	3.25
0x27		CH1EQ8A0	0x2000000	3.25
0x28		1 <sup>st</sup> SET Channel-1 EQ9	CH1EQ9A1	0x0000000
0x29	CH1EQ9A2		0x0000000	3.25
0x2A	CH1EQ9B1		0x0000000	3.25
0x2B	CH1EQ9B2		0x0000000	3.25
0x2C	CH1EQ9A0		0x2000000	3.25
0x2D	1 <sup>st</sup> SET Channel-1 EQ10		CH1EQ10A1	0x0000000
0x2E		CH1EQ10A2	0x0000000	3.25
0x2F		CH1EQ10B1	0x0000000	3.25
0x30		CH1EQ10B2	0x0000000	3.25
0x31		CH1EQ10A0	0x2000000	3.25
0x32		1 <sup>st</sup> SET Channel-1 EQ11	CH1EQ11A1	0x0000000
0x33	CH1EQ11A2		0x0000000	3.25
0x34	CH1EQ11B1		0x0000000	3.25
0x35	CH1EQ11B2		0x0000000	3.25
0x36	CH1EQ11A0		0x2000000	3.25
0x37	1 <sup>st</sup> SET Channel-1 EQ12		CH1EQ12A1	0x0000000
0x38		CH1EQ12A2	0x0000000	3.25
0x39		CH1EQ12B1	0x0000000	3.25
0x3A		CH1EQ12B2	0x0000000	3.25
0x3B		CH1EQ12A0	0x2000000	3.25
0x3C		1 <sup>st</sup> SET Channel-1 EQ13	CH1EQ13A1	0x0000000
0x3D	CH1EQ13A2		0x0000000	3.25
0x3E	CH1EQ13B1		0x0000000	3.25
0x3F	CH1EQ13B2		0x0000000	3.25
0x40	CH1EQ13A0		0x2000000	3.25
0x41	1 <sup>st</sup> SET Channel-1 EQ14		CH1EQ14A1	0x0000000
0x42		CH1EQ14A2	0x0000000	3.25
0x43		CH1EQ14B1	0x0000000	3.25
0x44		CH1EQ14B2	0x0000000	3.25
0x45		CH1EQ14A0	0x2000000	3.25

0x46	1 <sup>st</sup> SET Channel-1 EQ15	CH1EQ15A1	0x0000000	3.25
0x47		CH1EQ15A2	0x0000000	3.25
0x48		CH1EQ15B1	0x0000000	3.25
0x49		CH1EQ15B2	0x0000000	3.25
0x4A		CH1EQ15A0	0x2000000	3.25
0x4B	1 <sup>st</sup> SET Channel-1 EQ16	CH1EQ16A1	0x0000000	3.25
0x4C		CH1EQ16A2	0x0000000	3.25
0x4D		CH1EQ16B1	0x0000000	3.25
0x4E		CH1EQ16B2	0x0000000	3.25
0x4F		CH1EQ16A0	0x2000000	3.25
0x50	1 <sup>st</sup> SET Channel-1 EQ17	CH1EQ17A1	0x0000000	3.25
0x51		CH1EQ17A2	0x0000000	3.25
0x52		CH1EQ17B1	0x0000000	3.25
0x53		CH1EQ17B2	0x0000000	3.25
0x54		CH1EQ17A0	0x2000000	3.25
0x55	1 <sup>st</sup> SET Channel-1 EQ18	CH1EQ18A1	0x0000000	3.25
0x56		CH1EQ18A2	0x0000000	3.25
0x57		CH1EQ18B1	0x0000000	3.25
0x58		CH1EQ18B2	0x0000000	3.25
0x59		CH1EQ18A0	0x2000000	3.25
0x5A	1 <sup>st</sup> SET Channel-1 EQ19	CH1EQ19A1	0x0000000	3.25
0x5B		CH1EQ19A2	0x0000000	3.25
0x5C		CH1EQ19B1	0x0000000	3.25
0x5D		CH1EQ19B2	0x0000000	3.25
0x5E		CH1EQ19A0	0x2000000	3.25
0x5F	1 <sup>st</sup> SET Channel-1 EQ20	CH1EQ20A1	0x0000000	3.25
0x60		CH1EQ20A2	0x0000000	3.25
0x61		CH1EQ20B1	0x0000000	3.25
0x62		CH1EQ20B2	0x0000000	3.25
0x63		CH1EQ20A0	0x2000000	3.25
0x64	Channel-1 Mixer1	M11	0x7FFFFFF0	1.27
0x65	Channel-1 Mixer2	M12	0x0000000	1.27
0x66	Channel-1 Prescale	C1PRS	0x07E88E0	5.23
0x67	Channel-1 Postscale	C1POS	0x2000000	3.25
0x68	I2SO LCH GAIN	I2SO_L_GAIN	0X0800000	5.23
0x69	DRC1 Power Meter	C1_RMS	Read only	5.23
0x6A	DRC3 Power Meter	C3_RMS	Read only	5.23

0X6B	DRC5 Power Meter	C5_RMS	Read only	5.23
0X6C	DRC7 Power Meter	C7_RMS	Read only	5.23
0X6D	Channel-1 DRC GAIN1	CH1DRCGAIN1	0x2000000	3.25
0X6E	Channel-1 DRC GAIN2	CH1DRCGAIN2	0x2000000	3.25
0X6F	Channel-1 DRC GAIN3	CH1DRCGAIN3	0xE000000	3.25
0X70	CH1.2 Power Clipping	PC1	0x2000000	3.25 (last 1byte no used)
0X71	Noise Gate Attack Level	NGAL	0x00001A0	1.27 (last 1byte no used)
0X72	Noise Gate Release Level	NGRL	0x0000530	1.27 (last 1byte no used)
0X73	DRC1 Energy Coefficient	DRC1_EC	0x10000	1.27
0X74	DRC2 Energy Coefficient	DRC2_EC	0x10000	1.27
0X75	DRC3 Energy Coefficient	DRC3_EC	0x10000	1.27
0X76	DRC4 Energy Coefficient	DRC4_EC	0x10000	1.27
0X77	Comp filter of A0	comp_A0	0X2000000	3.25
0X78	Comp filter of A1	comp_A1	0X0000000	3.25
0X79	Comp filter of B1	comp_B1	0X0000000	3.25
0X7A	DRC1 FF threshold	DRC1TH	0xE01C070	5.23
0X7B	DRC1 FF Slope	DRC1_Slope	0X200000	3.25
0X7C	DRC1 FF aa	DRC1_AA	0X4000	3.25
0X7D	DRC1 FF da	DRC1_DA	0X4000	3.25
0X7E	SRS GAIN	SRS_GAIN	0X2000000	3.25
0X7F	AGL_EC	AGL_EC	0X40000	3.25

RAM Bank selection = 1

Address	NAME	Coefficient	Default	Format
0x00	1 <sup>st</sup> SET Channel-2 EQ1	CH2EQ1A1	0x0000000	3.25
0x01		CH2EQ1A2	0x0000000	3.25
0x02		CH2EQ1B1	0x0000000	3.25
0x03		CH2EQ1B2	0x0000000	3.25
0x04		CH2EQ1A0	0x2000000	3.25
0x05	1 <sup>st</sup> SET Channel-2 EQ2	CH2EQ2A1	0x0000000	3.25
0x06		CH2EQ2A2	0x0000000	3.25
0x07		CH2EQ2B1	0x0000000	3.25
0x08		CH2EQ2B2	0x0000000	3.25
0x09		CH2EQ2A0	0x2000000	3.25

0x0A	1 <sup>st</sup> SET Channel-2 EQ3	CH2EQ3A1	0x0000000	3.25
0x0B		CH2EQ3A2	0x0000000	3.25
0x0C		CH2EQ3B1	0x0000000	3.25
0x0D		CH2EQ3B2	0x0000000	3.25
0x0E		CH2EQ3A0	0x2000000	3.25
0x0F	1 <sup>st</sup> SET Channel-2 EQ4	CH2EQ4A1	0x0000000	3.25
0x10		CH2EQ4A2	0x0000000	3.25
0x11		CH2EQ4B1	0x0000000	3.25
0x12		CH2EQ4B2	0x0000000	3.25
0x13		CH2EQ4A0	0x2000000	3.25
0x14	1 <sup>st</sup> SET Channel-2 EQ5	CH2EQ5A1	0x0000000	3.25
0x15		CH2EQ5A2	0x0000000	3.25
0x16		CH2EQ5B1	0x0000000	3.25
0x17		CH2EQ5B2	0x0000000	3.25
0x18		CH2EQ5A0	0x2000000	3.25
0x19	1 <sup>st</sup> SET Channel-2 EQ6	CH2EQ6A1	0x0000000	3.25
0x1A		CH2EQ6A2	0x0000000	3.25
0x1B		CH2EQ6B1	0x0000000	3.25
0x1C		CH2EQ6B2	0x0000000	3.25
0x1D		CH2EQ6A0	0x2000000	3.25
0x1E	1 <sup>st</sup> SET Channel-2 EQ7	CH2EQ7A1	0x0000000	3.25
0x1F		CH2EQ7A2	0x0000000	3.25
0x20		CH2EQ7B1	0x0000000	3.25
0x21		CH2EQ7B2	0x0000000	3.25
0x22		CH2EQ7A0	0x2000000	3.25
0x23	1 <sup>st</sup> SET Channel-2 EQ8	CH2EQ8A1	0x0000000	3.25
0x24		CH2EQ8A2	0x0000000	3.25
0x25		CH2EQ8B1	0x0000000	3.25
0x26		CH2EQ8B2	0x0000000	3.25
0x27		CH2EQ8A0	0x2000000	3.25
0x28	1 <sup>st</sup> SET Channel-2 EQ9	CH2EQ9A1	0x0000000	3.25
0x29		CH2EQ9A2	0x0000000	3.25
0x2A		CH2EQ9B1	0x0000000	3.25
0x2B		CH2EQ9B2	0x0000000	3.25
0x2C		CH2EQ9A0	0x2000000	3.25
0x2D	1 <sup>st</sup> SET Channel-2 EQ10	CH2EQ10A1	0x0000000	3.25
0x2E		CH2EQ10A2	0x0000000	3.25

0x2F		CH2EQ10B1	0x0000000	3.25
0x30		CH2EQ10B2	0x0000000	3.25
0x31		CH2EQ10A0	0x2000000	3.25
0x32	1 <sup>st</sup> SET Channel-2 EQ11	CH2EQ11A1	0x0000000	3.25
0x33		CH2EQ11A2	0x0000000	3.25
0x34		CH2EQ11B1	0x0000000	3.25
0x35		CH2EQ11B2	0x0000000	3.25
0x36		CH2EQ11A0	0x2000000	3.25
0x37	1 <sup>st</sup> SET Channel-2 EQ12	CH2EQ12A1	0x0000000	3.25
0x38		CH2EQ12A2	0x0000000	3.25
0x39		CH2EQ12B1	0x0000000	3.25
0x3A		CH2EQ12B2	0x0000000	3.25
0x3B		CH2EQ12A0	0x2000000	3.25
0x3C	1 <sup>st</sup> SET Channel-2 EQ13	CH2EQ13A1	0x0000000	3.25
0x3D		CH2EQ13A2	0x0000000	3.25
0x3E		CH2EQ13B1	0x0000000	3.25
0x3F		CH2EQ13B2	0x0000000	3.25
0x40		CH2EQ13A0	0x2000000	3.25
0x41	1 <sup>st</sup> SET Channel-2 EQ14	CH2EQ14A1	0x0000000	3.25
0x42		CH2EQ14A2	0x0000000	3.25
0x43		CH2EQ14B1	0x0000000	3.25
0x44		CH2EQ14B2	0x0000000	3.25
0x45		CH2EQ14A0	0x2000000	3.25
0x46	1 <sup>st</sup> SET Channel-2 EQ15	CH2EQ15A1	0x0000000	3.25
0x47		CH2EQ15A2	0x0000000	3.25
0x48		CH2EQ15B1	0x0000000	3.25
0x49		CH2EQ15B2	0x0000000	3.25
0x4A		CH2EQ15A0	0x2000000	3.25
0x4B	1 <sup>st</sup> SET Channel-2 EQ16	CH2EQ16A1	0x0000000	3.25
0x4C		CH2EQ16A2	0x0000000	3.25
0x4D		CH2EQ16B1	0x0000000	3.25
0x4E		CH2EQ16B2	0x0000000	3.25
0x4F		CH2EQ16A0	0x2000000	3.25
0x50	1 <sup>st</sup> SET Channel-2 EQ17	CH2EQ17A1	0x0000000	3.25
0x51		CH2EQ17A2	0x0000000	3.25
0x52		CH2EQ17B1	0x0000000	3.25
0x53		CH2EQ17B2	0x0000000	3.25


0x54		CH2EQ17A0	0x2000000	3.25
0X55	1 <sup>st</sup> SET Channel-2 EQ18	CH2EQ18A1	0x0000000	3.25
0X56		CH2EQ18A2	0x0000000	3.25
0X57		CH2EQ18B1	0x0000000	3.25
0X58		CH2EQ18B2	0x0000000	3.25
0x59		CH2EQ18A0	0x2000000	3.25
0x5A		1 <sup>st</sup> SET Channel-2 EQ19	CH2EQ19A1	0x0000000
0X5B	CH2EQ19A2		0x0000000	3.25
0X5C	CH2EQ19B1		0x0000000	3.25
0X5D	CH2EQ19B2		0x0000000	3.25
0X5E	CH2EQ19A0		0x2000000	3.25
0x5F	1 <sup>st</sup> SET Channel-2 EQ20		CH2EQ20A1	0x0000000
0x60		CH2EQ20A2	0x0000000	3.25
0x61		CH2EQ20B1	0x0000000	3.25
0X62		CH2EQ20B2	0x0000000	3.25
0X63		CH2EQ20A0	0x2000000	3.25
0X64		Channel-2 Mixer1	M21	0x0000000
0X65	Channel-2 Mixer2	M22	0x7FFFFFF0	1.27
0X66	Channel-2 Prescale	C2PRS	0x07E88E0	5.23
0X67	Channel-2 Postscale	C2POS	0x2000000	3.25
0X68	I2SO RCH GAIN	I2SO_R_GAIN	0X0800000	5.23
0X69	DRC2 Power Meter	C2_RMS	Read only	5.23
0X6A	DRC4 Power Meter	C4_RMS	Read only	5.23
0X6B	DRC6 Power Meter	C6_RMS	Read only	5.23
0X6C	DRC8 Power Meter	C8_RMS	Read only	5.23
0X6D	Channel-2 DRC GAIN1	CH2DRCGAIN1	0x2000000	3.25
0X6E	Channel-2 DRC GAIN2	CH2DRCGAIN2	0x2000000	3.25
0X6F	Channel-2 DRC GAIN3	CH2DRCGAIN3	0x2000000	3.25
0X70	DRC2 FF threshold	DRC2TH	0xE01C070	5.23
0X71	DRC2 FF Slope	DRC2_Slope	0X200000	3.25
0X72	DRC2 FF aa	DRC2_AA	0X4000	3.25
0X73	DRC2 FF da	DRC2_DA	0X4000	3.25
0X74	DRC3 FF threshold	DRC3TH	0xE01C070	5.23
0X75	DRC3 FF Slope	DRC3_Slope	0X200000	3.25
0X76	DRC3 FF aa	DRC3_AA	0X4000	3.25
0X77	DRC3 FF da	DRC3_DA	0X4000	3.25

---

0X78	DRC4 FF threshold	DRC4TH	0xE01C070	5.23
0X79	DRC4 FF Slope	DRC4_Slope	0X200000	3.25
0X7A	DRC4 FF aa	DRC4_AA	0X4000	3.25
0X7B	DRC4 FF da	DRC4_DA	0X4000	3.25
0X7C	AGL Attack threshold	AGL ATH	0X5A9DF	5.23
0X7D	AGL Release threshold	AGL RTH	0X47FAD	5.23
0X7E	AGL Attack Rate / Release Rate	AGL AR / AGL RR	0X864	No used (6 bit)+AR (11bit)+RR (11bit)

**Package Dimensions**

- E-TSSOP 24L (173mil)



Symbol	Dimension in mm	
	Min	Max
A	1.00	1.20
A1	0.00	0.15
b	0.19	0.30
c	0.09	0.20
D	7.70	7.90
E	4.30	4.50
E1	6.30	6.50
e	0.65 BSC	
L	0.45	0.75

Exposed pad

Option 1	Dimension in mm	
	Min	Max
D2	3.95	4.75
E2	2.70	3.10

**Revision History**

Revision	Date	Description
0.1	2023.06.28	Original

## **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.