

High Speed 6-Bit A/D Converters

AD9006/AD9016

FEATURES

500MSPS Encode Rate

Very Low Input Capacitance: 8pF 30dB SNR @ 200MHz Analog Input

MIL-STD-883 Available

Bipolar Input Range (±1V)

Demultiplexed Outputs (AD9016)

MIL-STD-883-Compliant Versions Available

APPLICATIONS

Radar Warning Receivers

Electronic Countermeasures

Transient Recorders

"Smart" Munitions

Digital Oscilloscopes


GENERAL DESCRIPTION

The AD9006 and AD9016 are 6-bit, ultrahigh speed analog-to-digital converters. Both are fabricated in an advanced bipular process, assuring exceptionally wide analog input bandwidth, and encode rates up to 500MSPS. Functionally, the AD9006 and AD9016 use "flash" architecture; the outputs of 64 parallel comparator stages are decoded to drive a bank of ECL output latches.

The AD9006 features a bipolar analog input range (±1V). Output data is provided in a single 6-bit data bank; the data is ECL compatible and also includes complementary Data Ready signals and an overflow bit. ECL-level control pins allow the user to invert the MSB and/or LSBs. The AD9006 exhibits excellent SNR performance (30dB SNR @ 200MHz input), and requires less than two watts of power.

In the AD9016, the performance and features of the AD9006 are combined with on-board demultiplexing circuits. Output data of the AD9016 are demultiplexed to two 6-bit data banks, each of which includes a Data Ready signal and overflow bit.

FUNCTIONAL BLOCK DIAGRAM



The AD9006 and AD9016 are available as commercial temperature range devices: 0 to +70°C; and military temperature range devices: -55°C to +125°C. Both versions are offered in a ceramic 68-pin LCC, and a ceramic 68-pin leaded package

The AD9006/AD9016 are available in versions compliant with MIL-STD-883. Refer to the *Analog Devices Military Products Databook* or current AD9006/AD9016/883B data sheet for detailed specifications

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577
Telex: 924491 Cable: ANALOG NORWOODMASS

AD9006-AD9016—SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ¹	Digital Output Current
$+V_S$ to Ground	HYSTERESIS Input
AGND to DGND	ANALOG $-V_S$ to DIGITAL $-V_S$ $\pm 0.5V$
-V _S to Ground +0.5V dc to −6.0V dc	Operating Temperature Range
ANALOG IN, $+V_{REF}-V_{REF}$	AD9006/AD9016KE/KZ 0 to +70°C
MIDSCALE V _{REF} ²	AD9006/AD9016TE/TZ/88355°C to +125°C
+V _{REF} to -V _{REF}	Maximum Junction Temperature ³ +175°C
MIDSCALE V _{REF} Current ±4mA	Lead Soldering Temperature (10sec) +300°C
Digital Input Voltages	Storage Temperature Range65°C to +150°C
ENCODE to ENCODE 4V	

$\hline \textbf{ELECTRICAL CHARACTERISTICS} \quad (+\textbf{V}_{S}=+5.0\textbf{V}; \ -\textbf{V}_{S}=-5.2\textbf{V}; \ +\textbf{V}_{REF}=+1\textbf{V}; \ -\textbf{V}_{REF}=-1\textbf{V}, \ unless \ otherwise \ noted)$

				D9006/AD9016I D9006/AD9016I		
		Test		-		** **
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Units
RESOCUTION			6			Bits
DC ACCURACY						-
Differential Monknearity	+25°C	I		0.2	0.25	LSB
	Full	AY		0.25	0.5	LSB
Integral Nonlinearity	+25%	1	\sim	0.2	0.25	LSB
	Tull	vi \	1 /	0.25	0.5	LSB
No Missing Codes	J Hull	vi /	/	GUARANTEEI)	
INITIAL OFFSET ERROR	\mathcal{I}		H	$I \sim I$		
Top of Reference Ladder	+25°C		1/	15	70	-mV
Top of Reference Ladder	Full	VI /	V /		26	$\frac{1}{mV}$
Bottom of Reference Ladder	+25°C	I L	/	14	Zo /	n V
DOLOM OF THE PROPERTY DANGE	Full	VI	-		20	Ly
Offset Drift Coefficient	Full	v		20	//	μV/°(
ANALOG INPUT		-			III	11
	Full	v		±1	\subseteq	
Input Voltage Range	+25°C	I		60	100	4 V
Input Bias Current ⁴	Full	VI		00	130	Jun A
I Di	+25°C	III	25	70	150	μA kΩ
Input Resistance	+25°C	III	23	8	10	pF
Input Capacitance	+25°C	V		550	10	MHz
Analog Bandwidth ⁵	+23 C	V		220		MITIZ
REFERENCE INPUT			9/9			
Reference Ladder Resistance	+25°C	I	64	80	110	Ω
	Full	VI	50		135	Ω
Ladder Temperature Coefficient	Full	V		0.24		Ω/°C
Reference Input Bandwidth	Full	V		30		MHz
DYNAMIC PERFORMANCE ⁶	noons::::::::::::::::::::::::::::::::::					
Conversion Rate	+25°C	1	470	500		MSPS
Aperture Delay (t _A)	+25°C	V		1.2		ns
Aperture Uncertainty (Jitter)	+25°C	V		3		ps
Output Delay $(t_{OD})^7$	+25°C	I	2.7	3.6	4.4	ns
Output Rise Time	+25°C	I		1.3	1.5	ns
Output Fall Time	+25°C	I		1.3	1.5	ns
Output Time Skew ⁸	+25°C	I	Parameter	0.45	0.7	ns
Data Ready Output Delay (tDR)9						-
AD9006	+25°C	I	2.7	3.2	4.4	ns
AD9016	+25°C	I	3	3.6	4.7	ns
Transient Response ¹⁰	+25°C	V		1		ns
Overvoltage Recovery Time11	+25°C	V		1		ns

			2.77	D9006/AD9016 D9006/AD9016		
Parameter (Conditions)	Temp	Test Level	Min	Тур	Max	Units
ENCODE INPUT Logic "1" Voltage Logic "0" Voltage	Full Full	VI VI	-1.1		-1.5	V V
Logic "1" Current Logic "0" Current Input Capacitance Encode Pulse Width ¹²	Full Full +25°C +25°C	VI VI V I	1.0	3	400 200	μΑ μΑ pF ns
AC LINEARITY ¹³						
Effective Number of Bits (ENOB) Analog Input @ 49MHz Analog Input @ 196MHz In-Band Harmonics	+25°C +25°C	I	5.2 4.4	5.5 5.0		Bits Bits
Analog Input @ 9.3MHz Analog Input @ 49MHz Analog Input @ 145MHz Analog Input @ 145MHz Analog Input @ 196MHz	+25°C +25°C +25°C +25°C +25°C	I I I I	42 38 33 33	48 44 36 36 36		dBc dBc dBc dBc dBc
Signal-to-Noise/Raylo (With Harmonics) Analog Input @ 9.3MHz Analog Input @ 49MHz Analog Input @ 92MHz Analog Input @ 145MHz Analog Input @ 196MHz Signal-to-Noise Ratio 14	+25°C +25°C +25°C +25°C	I I	34 30 30 30 29	37 35 34 33 32	7 / /	dB dB dB dB
(Without Harmonics) Analog Input @ 9.3MHz Analog Input @ 49MHz Analog Input @ 92MHz Analog Input @ 145MHz Analog Input @ 196MHz	+25°C +25°C +25°C +25°C +25°C	I I I	33 33 33 33 31	37 86 36 35 34		dB dB dB dB dB
Two-Tone Intermodulation Distortion Rejection ¹⁵	+25°C	V		50		dB
DIGITAL OUTPUTS ⁶ Logic "1" Voltage Logic "0" Voltage	Full Full	VI VI	-1.1		-1.5	V V
POWER SUPPLY (AD9006) Positive Supply Current (+V _S = +5.0V) Negative Supply Current	+25°C Full +25°C	I VI I		25 320	29 30 380	mA mA mA
(-V _S = -5.2V) Nominal Power Dissipation Reference Ladder Dissipation Power Supply Rejection Ratio ¹⁶	Full +25°C +25°C Full	VI V V VI		1.7 50 2	395 4	mA W mW mV/V
POWER SUPPLY (AD9016) Positive Supply Current (+V _S = +5.0V)	+25°C Full	I VI		25	29 30	mA mA
Negative Supply Current $(-V_S = -5.2V)$ Nominal Power Dissipation	+25°C Full +25°C	VI V V	THE PARTY OF THE P	375 2.0 50	420 450	mA mA W mW
Reference Ladder Dissipation Power Supply Rejection Ratio ¹⁶	+25°C Full	VI		2	4	mV/V

For applications assistance, phone Computer Labs Division at (919) 668-9511.

operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability. 2+V_{REF} under all circumstances. Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional

³Typical thermal impedances:

68-pin leaded ceramic chip carrier $\theta_{JA}=31^{\circ}\text{C/W};\ \theta_{JC}=1.1^{\circ}\text{C/W}.$

68-pin ceramic LCC θ_{JA} = 36°C/W; θ_{JC} = 2.6°C/W.

4Measured with analog input = 0V.

Measured with use of Fast Fourier Transform (FFT). See Definitions.

 6 Outputs terminated through 100Ω to -2.0V; $C_L < 4pF$ 7 Measured from 50% point of leading edge of ENCODE command to -1.3V point of output data.

*Output time skew includes HIGH-to-LOW and LOW-to-HIGH transitions as well as bit-to-bit time skew differences.

⁹Measured from 50% point of trailing edge of ENCODE command to 50% point of Data Ready pulse.

¹⁰For full scale step input, 6-bit accuracy is attained in the specified time.

¹¹Recovers to 6-bit accuracy in specified time after 150% full scale input overvoltage.


12ENCODE command rise/fall times should be less than 2.5ns for normal operation.

13 Measured at 400MSPS encode rate; input level 1.0dB below full scale (FS).

14RMS signal to rms noise with analog input signal of 1dB below full scale at specified frequency.

15 Intermodulation measured with analog input frequencies of 60MHz and 70MHz at 7dB below full scale.

 $V_s = +5.0V \pm 5\%$ or $-V_s = -5.2V \pm 5\%$; specification shown is for worst case (see Definitions). 16 Measured at +



ORDERING GUIDE


extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

Model ¹	Temperature	Description	Package Option ²
AD9006KE	0 to +70°C	68-Pin Ceramic LCC	E-68A
AD9006KZ	0 to +70°C	68-Pin Leaded Ceramic Chip Carrier	Z-68
AD9016KE	0 to +70°C	68-Pin Ceramic LCC	E-68A
AD9016KZ	0 to +70°C	68-Pin Leaded Ceramic Chip Carrier	Z-68
AD9016KE/PCB	0 to +70°C	Evaluation Board; AD9016KE Installed	
AD9016/PCB	0 to +70°C	Evaluation Board; No Converter	

NOTES

MIL-STD-883 versions available; contact factory.

²E = Ceramic Leadless Chip Carrier; Z = Ceramic Leaded Chip Carrier.



Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude to the rms value of "noise", which is defined as the sum of all other spectral components, including harmonics but excluding dc, with an analog input signal 1dB below full scale.

Transient Response

The time required for the converter to achieve 6-bit accuracy when a full scale step function input is applied to the unit.

Two-Tone Intermodulation Distortion (IMD) Rejection The ratio of the power of a two-tone signal to the power of the strongest third-order IMD signal.

RECOMMENDED OPERATING CONDITIONS

		Input Voltage	e
Parameter	Min	Nominal	Max
+Vs -Vs +Vker -Vrey ANALOG INPU	4.75 -5.46 -V _{REF} 1.1	+5.00 5.20 +1.0 1.0	+5.25 -4.94 +1.1 +V _{PEP} +1.0

THEORY OF OPERATION

Refer to the block diagram of the AD9016 A/D convert

"Flash" architecture used in the AD9006 and AD9016 units makes it unnecessary to use a track-and-hold (T/H) ahead of the converter in many applications. The analog input signal is impressed across 64 parallel comparator stages.

Bias points of these comparators are established by the voltages applied to the reference ladder via $+V_{REF}$, MIDSCALE_{REF} and $-V_{REF}$.

The outputs of the comparators are applied to the decoding logic; from here, the data are applied to output latches as six bits of digital data and an overflow bit. The overflow bit can be used to stack converters to obtain additional bits of resolution and can also be used as a "flag" for indicating positive out-of-range inputs.

Capturing output data at the (guaranteed) encode rates of 470MSPS of the AD9016 is simplified by virtue of using two Data Ready pulses. Output data words alternate between Bank A and Bank B; this allows clocking demultiplexed data from the AD9016 at half the converter's sample rate.

The Data Ready pulses track the propagation delay of the output data and relieve the need to build an external clock circuit for tracking prop delay over the full operating temperature range.

Demultiplexed ports connected to Bank A and Bank B allow the user to capture output data with 100K ECL logic even when the converter is operating at 470MSPS. The AD9016 introduces only one pipeline delay in the processing of these digital output data, thereby reducing the number of clock cycles required to obtain the digital representation of the analog input at the appropriate output port.

The analog input voltage range is determined by the usersupplied voltage references: $+V_{REF}$ and $-V_{REF}$. The references can be adjusted between -1V and +1V. In all cases, $+V_{REF}$ should be greater than $-V_{\rm REF}$; and the differential voltage between the references should not exceed 2.1V. MIDSCALE $V_{\rm REF}$ can be used to improve the integral linearity of the converter.

Another attractive feature of the analog input characteristics of the AD9016 is its low input capacitance of 8pF. In many other flash converters, this value is three or four times larger, making them difficult to drive at high input frequencies.

For those applications in which a single output port is preferred, the recommended choice is the AD9006 A/D converter.


The AD9006 is identical to the AD9016 in performance specifications; it is best suited for systems in which demultiplexing is not performed immediately after the flash converter. As in the AD9016, the AD9006 produces Data Ready pulses on chip; these can be used to clock external latches.

There are two control pins for determining the format of the output data on the AD9006/AD9016. BIT INVERT (MSB) allows the user to invert the most significant bit (D0₅); and D₀–D₄ INVERT allows the five least significant bits to be inverted. The AD9006/AD9016 Truth Table elsewhere in the data sheet provides the necessary information to select among binary, inverted binary, twos complement and inverted twos complement coding schemes.

The OVERFLOW INHIBIT pin controls the overflow bit (called out as OVERFLOW BIT in the AD9006, and OVERFLOW_B in the AD9016). Is normal operation, the OVERFLOW INHIBIT is connected to -5.2V, and OVERFLOW will be a digital HIGH whenever the analog input voltage exceeds the most positive comparator reference (+V_{SENSE}). The digital outputs (D₀-D_s) will be LOW, i.e., returned-to-zero operation.

This feature means two AD9006 devices can be caseaded or "stacked" to obtain seven-bit operation, as shown in the diagram below.

Connecting OVERFLOW INHIBIT to ground forces the overflow bit to remain low and disables the return-to-zero operation.




AD9016 Functional Block Diagram (Dotted Area Not Included in AD9006)

Timing for the AD9006 and AD9016 is shown in their respective timing diagrams. In both illustrations, the complementary encode command is shown in dashed lines.

The DATA READY and DATA READY pulses of the AD9006 correspond, respectively, to the DATA READY BANK A and DATA READY BANK B pulses of the AD9016. As shown in the SPECIFICATIONS table, Data Ready Output Delay is slightly different in the two units: 3.2ns in the AD9006 and 3.6ns in the AD9016.

Availability and timing of a DATA READY pulse help in retrieving data from either the AD9006 or the AD9016. When setting system timing, the user simply takes into account the (single) pipeline delay and the Data Ready Output Delay (3.2ns in the AD9006; 3.6ns in the AD9016) and uses the next DATA READY (or DATA READY in the AD9006) to strobe the desired output into external circuits.



AD9016 Timing Diagram

One method of nulling the offset errors is shown in Figure 1.

stable 2.5V reference for the circuit, and R_{LIMIT} determines

the range over which the reference can be adjusted. R₁ adjusts

line causes the op amp to compensate for offset which appears at

the top comparator threshold. The transistor limits the amount

of current drawn directly from the op amp; resistors at the base

essentially the same way, using R, to adjust the reference ladder

Voltage at the bottom of the reference ladder is controlled in

and emitter of the transistor stabilize its operation.

the voltage at the top of the internal reference ladder through the AD642/2N3904 combination. Feedback from the +V_{SENSE}

The Analog Devices AD1403 voltage reference supplies a

APPLYING THE AD9006/AD9016

Setting Reference Levels

The AD9006/AD9016 requires that the user provide two voltage references: + VREF and - VREF. These two voltages are applied across the internal resistor ladder (nominally 800) and determine the analog input range of the converter.

Care should be taken to assure that these references are driven from stable, low impedance sources. Reference connections should be capacitively coupled to ground to reduce interference generated by noise and/or digital switching.

Resistance between the reference connections and the point at which the first comparator threshold is connected causes offset errors. These errors, called "top and bottom of the ladder " can be nulled out using the +V_{SENSE} and -V_{SENSE} connections. These sense lines are intended for connection only o high imp dance (low current) nodes such as the input of an

voltage; and using feedback from the -V_{SENSE} connection to null any offset between the reference and the threshold of the bottom comparator. mp. op The midpoint of the comparator reference ladder (MIDSCALE r than plying a v V_{REF}) is shown tied to ground in Figure 1. This allows the user V across the internal resistor adder will cause current densities to exceed rated values and to adjust the voltage reference for minimum integral nonlinearpermanent lamage to the AD9006/AD9016. The ity. This feature becomes important in applications with reduced analog input ranges because integral nonlinearity increases under available at the current reference connections must be limited. these conditions. 2N3904 AD642 D9006/AD90 AD1403 VOLTAGE 10 REFERENCE Vout = 2.5V MIDSCAL 104 -V_{SENSE} 10 160 AD642

Figure 1. Reference Circuit

Driving the Analog Input

Careful design and layout of the AD9006/AD9016 have resulted in a typical input capacitance of 8pF (9.5pF max). This is low in comparison to most flash converters, but it is still a significant load at high input frequencies and must be taken into account when choosing a drive amplifier.

DC-coupled applications require the performance characteristics of a wide bandwidth, low distortion op amp such as the Analog

Devices AD9611. AC-coupled applications at high frequencies may be better served by using a low distortion gain block for the driver.

Figure 2 illustrates possible connections for both approaches.

Regardless of which driving circuit is selected for the application, the overall dynamic performance of the amplifier is enhanced by inserting a small series resistor between the output of the amplifier and the analog input of the converter.




Figure 2. Analog Input Circuits

Clocking the Converter

The encode command circuits of the AD9006/AD9016 (ENCODE and ENCODE) are designed to be driven by a differential ECL source.

A differential signal is recommended as the encode command to reduce jitter of the encode signal; increased jitter raises the noise floor of the converter. Full logic levels are preferred for triggering the clock circuits, but reduced levels can also be used. Caution should be exercised when using reduced-level encode commands because their slew rates will be decreased, which can raise the noise floor.

Refer again to the timing diagrams for the AD9006 and AD9016.

The rising edge of the ENCODE signal initiates the conversion process in the AD9006 unit. This same signal, delayed, becomes the DATA READY and complementary DATA READY pulses. Fast rise and fall times (<0.5ns) and "clean" edges are always required for encode commands, but are especially critical for high frequency analog signals.

In the AD9016, the leading edges of the DATA READY_A and DATA READY_B pulses are triggered by the trailing edge of an ENCODE command. Their trailing edges are triggered by the trailing edge of the next ENCODE command.

Although the AD9006/AD9016 is designed and tested to operate with a 50% duty cycle, the dynamic performance at high encode rates can be improved by changing the duty cycle.

Two possible methods of clocking the AD9006/AD9016 are shown in Figure 3. Users planning to implement these circuits need to be aware they may not function over the same temperature ranges possible with the converters.

Both ECL oscillators and saw filter oscillators are available as comercial products, with each type operating at some preselected frequency. The type of oscillator which is selected is a function of the desired operating frequency for the circuit being designed.

Layout and Power Supplies

Correct layout of high speed circuits is always critical, but is particularly important when both analog and digital signals are involved. Analog signal paths should be kept as short as practical, and be properly terminated to avoid reflections and signal distortions. The analog input and voltage references should be kept away from digital signal paths; this reduces the possibility of capacitvely coupling digital switching noise into the analog section of the circuit.

Digital signal paths should also be kept short, and digital run lengths should be matched because propagation delays through digital paths become significant at high data rates. Proper ECL terminations should be used at or near the packages containing successive gates.


Ideally, analog signal paths and digital signal paths should be routed as far away from one another as possible and should never closely parallel one another's paths. If they must cross, they should do so at right angles to avoid interference.

In any layout of high speed circuits, the layout of ground connections is the most important factor. To reduce noise and interference on the circuit ground, a double-sided copper-clad printed circuit board (PCB) is recommended. Every part of the board not used for components or conducting runs should be ground plane. Components are mounted on one side; the opposite side is used for power and signal connections.

It is especially important to retain the continuity of the ground plane under and around the AD9006/AD9016 converter. If the system design separates the digital and analog ground returns, both should be connected together and to ground close to the unit to form a continuous ground plane around the A/D section of the system.

Low noise, low ripple temperature-stable linear power supplies are the preferred choices for high speed circuits. Switching power supplies often seem to meet these criteria, including ripple specifications. But ripple specs are generally expressed in terms of rms – and the spikes generated in switchers can produce hard to-filter, uncontrollable noise peaks with amplitudes of several hundred millivolts. Their high frequency components may be extremely difficult to keep out of the ground system.

If switching power supplies cannot be avoided for high speed designs, they should be *carefully* shielded and their outputs should be well filtered.






Figure 3. Clock Circuits

Every power supply line leading into a high speed PCB or data acquisition circuit must be carefully bypassed to its ground return to prevent noise from entering the circuit. Ceramic capacitors, ranging in value from $0.01\mu F$ to $0.1\mu F$, should be used generously in the layout, mounted as closely as possible to the device or circuit being bypassed.

The capacitors which are used should have a high resonant frequency to insure they maintain their characteristics in the range of frequencies involved in the encoding process. Ceramic surface mount (chip) capacitors meet that requirement and are easily placed near the package connections.

At least one high quality tanatalum capacitor of $3\mu F - 20\mu F$ should be assigned to each power supply voltage, mounted as near as possible to the incoming power pins to minimize low frequency ripple.

Handling the AD9006/AD9016 Package

Several precautions have been included in the design of the AD9006/AD9016 converter to help reduce its sensitivity to electrostatic discharge (ESD). But the user should always use nor-

mal ESD precautions to help insure device reliability and avoid degrading the unit's performance.

Package options which are available include both leaded and leadless 68-pin ceramic chip carriers; these are shown in the data sheet as leaded ceramic chip carrier and leadless chip carrier (LC), respectively. Both of these packages have been specially designed to maintain the converter's high frequency parameters while operating over a standard military temperature range.

Regardless of package type, the top of the package (containing the model number and the Analog Devices logo) is internally connected to the device substrate and is designed to be used as a heat sink. The substrate is connected to $-V_{\rm S}$ internally; therefore the top of the package should be allowed to "float" in voltage. The bottom of the package is not connected internally on the device.

High speed devices such as the AD9006/AD9016 converters should be soldered into final applications. There is a temptation to use sockets, but they can limit dynamic performance and should be used only for evaluation or prototype applications.

	Input Voltage	Bin	ery /	Offset Twos	1
Step	$(FS = \pm 1.0V)$	True	Inverted	True	Inverted
		MSB INVERT = 1	MSB INVERT =0	MSB INVERT = 0	MSB INVERT =1
		D_0-D_4 INV =1	$D_0 - D_4 INV = 0$	$D_0 - D_4 INV = 1$	$D_0 - D_4 INV = 0$
00	-1.000	000000	111111	100000	/ /11111 / /
01	-0.968	000001	111110	100001	011110
		*	•		
		•			
31	-0.031	011111	100000	111111	000000
32	0.000	100000	011111	000000	111111
33	+0.031	100001	011110	000001	111110
		*			
		*			12
62	+0.938	111110	000001	011110	100001
63	+0.969	111111	000000	011111	100000
63+	+1.000	(0)1111111*	(0)000000*	(0)0111111*	(0)100000*
		(1)000000#	(1)111111#	(1)100000#	(1)011111#


^{*}OVERFLOW INHIBIT ="1"; #OVERFLOW INHIBIT ="0."

AD9006/AD9016 Truth Table


The overflow bit is always 0 except where noted in parentheses (). MSB INVERT, Do-D4 INVERT

and OVERFLOW INHIBIT are considered dc controls. They are tied to ground for logic "1" and -V, for logic "0"; their


[&]quot;trip point" occurs at approximately -1.3V.




SNR and Effective Number of Bits (ENOB) vs. Input Frequency



Equivalent Analog Input



Normalized 50 Ω Input Impedance vs. Input Frequency





400MSPS: $F_{IN} = 14.8MHz$; $V_{IN} = 1.0dB$ Below FS

400MSPS: $F_{IN} = 192MHz$; $V_{IN} = 1.0dB$ Below FS

Connections for 7-Bit Operation

29





OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

