

**OBSOLETE** September 26, 2009

# 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer

### **General Description**

The ADC0819 is an 8-Bit successive approximation A/D converter with simultaneous serial I/O. The serial input controls an analog multiplexer which selects from 19 input channels or an internal half scale test voltage.

An input sample-and-hold is implemented by a capacitive reference ladder and sampled data comparator. This allows the input signal to vary during the conversion cycle.

Separate serial I/O and conversion clock inputs are provided to facilitate the interface to various microprocessors.

### **Features**


- Separate asynchronous converter clock and serial data I/ O clock
- 19-Channel multiplexer with 5-Bit serial address logic


# **Connection Diagrams**

- Built-in sample and hold function
- Ratiometric or absolute voltage referencing
- No zero or full-scale adjust required
- Internally addressable test voltage
- 0V to 5V input range with single 5V power supply
- TTL/MOS input/output compatible
- 28-pin molded chip carrier or 28-pin molded DIP

### **Key Specifications**

- Resolution: 8-Bits
- Total unadjusted error: ± 1/2 LSB and ± 1 LSB
- Single supply: 5 V<sub>DC</sub>
- Low Power: 15 mW
- Conversion Time: 16 µs





Top View Order Number ADC0819BCN, CIN See NS Package Number N28B


TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 2009 National Semiconductor Corporation 9287

www.national.com

### Molded Chip Carrier (PCC) Package

# **Functional Diagram**



# Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	6.5V
Voltage	
Inputs and Outputs	–0.3V to V <sub>CC</sub> +0.3V
Input Current Per Pin (Note 2)	±5mA
Total Package Input Current (Note 2)	±20mA
Storage Temperature	–65°C to +150°C
Package Dissipation at T <sub>A</sub> =25°C	875 mW
Lead Temperature (Soldering, 10 sec.	)
Dual-In-Line Package (Plastic)	260°C
Surface Mount Package	

### Vapor Phase (60 sec.) Infrared (15 sec.) ESD Susceptibility (*Note 11*)

215°C 220°C 2000V ADC0819

# **Operating Ratings**

### (Notes 1, 2)

Supply Voltage (V <sub>CC</sub> )	4.5 $\rm V_{DC}$ to 6.0 $\rm V_{DC}$
Temperature Range	T <sub>MIN</sub> ≤ T <sub>A</sub> ≤ T <sub>MAX</sub>
ADC0819BCV, ADC0819CCV	$-40^{\circ}C \le T_A \le +85^{\circ}$
	C
ADC0819BCN	$0^{\circ}C \le T_A \le +70^{\circ}C$
ADC0819CIN	$-40^{\circ}C \le T_A \le +85^{\circ}$
	С

## **Electrical Characteristics**

The following specifications apply for  $V_{CC}$  = 5V,  $V_{REF}$  = 5V,  $\phi_{2 CLK}$  = 2.097 MHz unless otherwise specified. Boldface limits apply from T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C.

Parameter	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CONVERTER AND MULTIPLEXER O	HARACTERISTICS				
Maximum Total	V <sub>REF</sub> =5.00 V <sub>DC</sub>				
Unadjusted Error	(Note 4)				
ADC0819BCV, BCN			±1⁄2	±1⁄2	LSB
ADC0819CCV, CIN			±1	±1	LSB
Minimum Reference Input Resistance		8		5	kΩ
Maximum Reference Input Resistance		8	11	11	kΩ
Maximum Analog Input Range	(Note 5)		V <sub>CC</sub> +0.05	V <sub>CC</sub> +0.05	V
Minimum Analog Input Range			GND-0.05	GND-0.05	V
On Channel Leakage Current	(Note 9) On Channel=5V Off Channel=0V		400	1000	nA
	On Channel=0V Off Channel=5V ( <i>Note 9</i> )		-400	-1000	nA
Off Channel Leakage Current	(Note 9) Or Channel=5V Off Channel=0V		-400	-1000	nA
	On Channel=0V Off Channel=5V (Note 9)		400	1000	nA
Minimum V <sub>TEST</sub>	V <sub>REF</sub> =V <sub>CC</sub> ,		125	125	(Note 10)
Internal Test Voltage	CH 19 Selected				Counts
Maximum V <sub>TEST</sub>	V <sub>BEF</sub> =V <sub>CC</sub> ,		130	130	(Note 10)
Internal Test Voltage	CH 19 Selected				Counts
DIGITAL AND DC CHARACTERISTI	cs				
V <sub>IN(1)</sub> , Logical "1" Input Voltage (Min)	V <sub>CC</sub> =5.25V		2.0	2.0	V
V <sub>IN(0)</sub> , Logical "0" Input Voltage (Max)	V <sub>CC</sub> =4.75V		0.8	0.8	V
I <sub>IN(1)</sub> , Logical "1" Input Current (Max)	V <sub>IN</sub> =5.0V	0.005	2.5	2.5	μA
I <sub>IN(0)</sub> , Logical "0" Input Current (Max)	V <sub>IN</sub> =0V	-0.005	-2.5	-2.5	μΑ

Parameter	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
V <sub>OUT(1)</sub> , Logical "1"	V <sub>CC</sub> =4.75V				
Output Voltage (Min)	Ι <sub>ΟUT</sub> =−360 μΑ		2.4	2.4	V
	I <sub>OUT</sub> =−10 μA		4.5	4.5	V
V <sub>OUT(0)</sub> , Logical "0"	V <sub>CC</sub> =5.25V		0.4	0.4	V
Output Voltage (Max)	I <sub>OUT</sub> =1.6 mA				
I <sub>OUT</sub> , TRI-STATE®Output Current	V <sub>OUT</sub> =0V	-0.01	-3	-3	μA
(Max)	V <sub>OUT</sub> =5V	0.01	3	3	μA
I <sub>SOURCE</sub> , Output Source Current (Min)	V <sub>OUT</sub> =0V	-14	-6.5	-6.5	mA
I <sub>SINK</sub> , Output Sink Current (Min)	V <sub>OUT</sub> =V <sub>CC</sub>	16	8.0	8.0	mA
I <sub>CC</sub> , Supply Current (Max)	CS =1, V <sub>REF</sub> Open	1	2.5	2.5	mA
I <sub>REF</sub> (Max)	V <sub>BEF</sub> =5V	0.7	1	1	mA

AC Characteristics The following specifications apply for  $V_{CC} = 5V$ ,  $t_r = t_f = 20$  ns,  $V_{REF} = 5V$ , unless otherwise specified. Boldface limits apply from  $T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25$  °C.

Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units	
$\phi_{2 \ CLK}, \phi_{2} \ Clock$	MIN		0.70		1.0	MHz	
Frequency	MAX		4.0	2.0	2.1		
S <sub>CLK</sub> , Serial Data	MIN				5.0	KHz	
Clock Frequency	MAX		1000	525	525		
T <sub>C</sub> , Conversion	MIN	Not Including MUX Addressing and Analog	26		26	$\phi_2$ cycles	
Process Time	MAX	Input Sampling Times	32		32	φ <sub>2</sub> сусіез	
t <sub>ACC</sub> , Access Time	MIN				1		
Delay From CS Falling Edge to DO Data Valid	MAX				3	φ <sub>2</sub> cycles	
$t_{SET-UP}$ , Minimum Set-up Time of $\overline{CS}$ Falling Edge to S <sub>CLK</sub> Rising Edge					$4/\phi_{2\text{CLK}} + \frac{1}{2\text{S}_{\text{CLK}}}$	Sec	
$t_{H\overline{CS}}$ , $\overline{CS}$ Hold Time A Falling Edge of S <sub>CLK</sub>					0	ns	
t <sub>CS</sub> , Total CS Low	MIN				t <sub>set-up</sub> +8/S <sub>CLK</sub>	sec	
Time	MAX				t <sub>CS</sub> (min)+26/φ <sub>2CLK</sub>	sec	
t <sub>HDI</sub> , Minimum DI Ho from S <sub>CLK</sub> Rising Ed			0		0	ns	
$t_{HDO}$ , Minimum DO Hold Time from $S_{CLK}$ Falling Edge		R <sub>L</sub> =30k, C <sub>L</sub> =100 pF			10	ns	
t <sub>SDI</sub> , Minimum DI Set-up Time to S <sub>CLK</sub> Rising Edge			200		400	ns	
t <sub>DDO</sub> , Maximum Dela	y From	R <sub>L</sub> =30k,	180	200	250	ns	
S <sub>CLK</sub> Falling Edge to Data Valid	DO	C <sub>L</sub> =100 pF					
t <sub>⊤RI</sub> , Maximum DO ⊢ Time, ( <del>CS</del> Rising Ec DO TRI-STATE)		R <sub>L</sub> =3k, C <sub>L</sub> =100 pF	90	150	150	ns	

Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
t <sub>CA</sub> , Analog	After Addres	s Is Latched			3/S <sub>CLK</sub> +1 μs	sec
Sampling Time	$\overline{CS} = Low$					
t <sub>RDO</sub> , Maximum DO Rise	R <sub>L</sub> =30 kΩ,	"TRI-STATE" to "HIGH" State	75	150	150	
Time	C <sub>L</sub> =100 pF	"LOW" to "HIGH" State	150	300	300	- ns
t <sub>FDO</sub> , Maximum DO Fall	R <sub>L</sub> =30 kΩ,	"TRI-STATE" to "LOW" State	75	150	150	
Time	C <sub>L</sub> =100 pF	"HIGH" to "LOW" State 150 300 <b>300</b>		300	- ns	
C <sub>IN</sub> , Maximum Input	Analog Input	s, ANO–AN10 and V <sub>REF</sub>	11		55	5
Capacitance	All Others		5		15	- pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to ground.

Note 3: Under over voltage conditions ( $V_{IN}$ <0V and  $V_{IN}$ > $V_{CC}$ ) the maximum input current at any one pin is ±5 mÅ. If the voltage at more than one pin exceeds  $V_{CC}$  + .3V the total package current must be limited to 20 mÅ. For example the maximum number of pins that can be over driven at the maximum current level of ±5 mÅ is four.

Note 4: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.

**Note 5:** Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than  $V_{CC}$  supply. Be careful during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0  $V_{DC}$  to 5  $V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.950  $V_{DC}$  over temperature variations initial tolerance and loading.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Tested Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 8: Design Limits are guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 9: Channel leakage current is measured after the channel selection.

Note 10: 1 count = V<sub>REF</sub>/256.


Note 11: Human body model; 100 pF discharged through a 1.5 kΩ resistor.


### **Test Circuits**



5








# **Channel Addressing Table**

# TABLE 1. ADC 0819 Channel Addressing

MUX ADDRESS ANALOG								ANALOG
	-			·		-	-	CHANNEL
<b>A</b> <sub>7</sub>	<b>A</b> <sub>6</sub>	<b>A</b> <sub>5</sub>	<b>A</b> <sub>4</sub>	<b>A</b> <sub>3</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	SELECTED
0	0	0	0	0	х	Х	X	CH0
0	0	0	0	1	x	х	X	CH1
0	0	0	1	0	X	х	X	CH2
0	0	0	1	1	X	Х	X	CH3
0	0	1	0	0	X	Х	X	CH4
0	0	1	0	1	X	Х	X	CH5
0	0	1	1	0	X	Х	X	CH6
0	0	1	1	1	X	Х	X	CH7
0	1	0	0	0	X	Х	X	CH8
0	1	0	0	1	x	Х	X	СН9
0	1	0	1	0	X	Х	X	CH10
0	1	0	1	1	X	Х	X	CH11
0	1	1	0	0	X	Х	X	CH12
0	1	1	0	1	x	Х	X	CH13
0	1	1	1	0	X	Х	Х	CH14
0	1	1	1	1	X	X	X	CH15
1	0	0	0	0	X	Х	x	CH16
1	0	0	0	1	X	X	x	CH17
1	0	0	1	0	x	Х	x	CH18
1	0	0	1	1	Х	x	Х	V <sub>TEST</sub>
1	0	1	0	0	X	Х	x	No Channel Select
1	0	1	0	1	x	X	x	No Channel Select
1	0	1	1	0	X	Х	X	No Channel Select
1	0	1	1	1	X	X	X	No Channel Select
1	1	x	X	Х	x	х	X	Logic Test Mode
								(Note 12)

Note 12: Analog channel inputs CH0 thru CH4 are logic outputs



www.national.com

# **Functional Description**

#### **1.0 DIGITAL INTERFACE**

The ADC0819 uses five input/output pins to implement the serial interface. Taking chip select ( $\overline{CS}$ ) low enables the I/O data lines (DO and DI) and the serial clock input ( $S_{CLK}$ ). The result of the last conversion is transmitted by the A/D on the DO line, while simultaneously the DI line receives the address data that selects the mux channel for the next conversion. The mux address is shifted in on the rising edge of  $S_{CLK}$  and the conversion data is shifted out on the falling edge. It takes eight  $S_{CLK}$  cycles to complete the serial I/O. A second clock ( $\phi_2$ ) controls the SAR during the conversion process and must be continuously enabled.

### 1.1 CONTINUOUS S<sub>CLK</sub>

With a continuous  $S_{CLK}$  input  $\overline{CS}$  must be used to synchronize the serial data exchange (*Figure 1*). The ADC0819 recognizes a valid  $\overline{CS}$  one to three  $\phi_2$  clock periods after the actual falling edge of  $\overline{CS}$ . This is implemented to ensure noise immunity of the  $\overline{CS}$  signal. Any spikes on  $\overline{CS}$  less than one  $\phi_2$  clock period will be ignored.  $\overline{CS}$  must remain low during the complete I/O exchange which takes eight  $S_{CLK}$  cycles. Although  $\overline{CS}$  is not immediately acknowledged for the purpose of starting a new conversion, the falling edge of  $\overline{CS}$  immediately enables DO to output the MSB (D7) of the previous conversion.

The first  $S_{\text{CLK}}$  rising edge will be acknowledged after a setup time ( $t_{\text{set-up}}$ ) has elapsed from the falling edge of  $\overline{\text{CS}}$ . This and the following seven  $S_{\text{CLK}}$  rising edges will shift in the channel address for the analog multiplexer. Since there are 19 channels only five address bits are utilized. The first five  $S_{\text{CLK}}$  cycles clock in the mux address, during the next three  $S_{\text{CLK}}$  cycles the analog input is selected and sampled. During this mux address/sample cycle, data from the last conversion is also clocked out on DO. Since D7 was clocked out on the falling edge of  $\overline{\text{CS}}$  only data bits D6–D0 remain to be received.

The following seven falling edges of  $\mathbf{S}_{\text{CLK}}$  shift out this data on DO.

The 8th S<sub>CLK</sub> falling edge initiates the beginning of the A/D's >actual conversion process which takes between 26 and 32  $\varphi_2$  cycles (T<sub>c</sub>). During this time  $\overline{CS}$  can go high to TRI-STATE DO and disable the S<sub>CLK</sub> input or it can remain low. If  $\overline{CS}$  is held low a new I/O exchange will not start until the conversion sequence has been completed, however once the conversion ends serial I/O will immediately begin. Since there is an ambiguity in the conversion time (T<sub>c</sub>) synchronizing the data exchange is impossible. Therefore  $\overline{CS}$  should go high before the 26th  $\varphi_2$  clock has elasped and return low after the 32nd  $\varphi_2$  to synchronize serial communication.

A conversion or I/O operation can be aborted at any time by strobing  $\overline{CS}$ . If  $\overline{CS}$  is high or low less than one  $\phi_2$  clock it will be ignored by the A/D. If the  $\overline{CS}$  is strobed high or low between 1 to 3  $\phi_2$  clocks the A/D may or may not respond. Therefore  $\overline{CS}$  must be strobed high or low greater than 3  $\phi_2$  clocks to ensure recognition. If a conversion or I/O exchange is aborted while in process the consequent data output will be erroneous until a complete conversion sequence has been implemented.

### 1.2 DISCONTINUOUS S<sub>CLK</sub>

Another way to accomplish synchronous serial communication is to the  $\overline{CS}$  low continuously and disable  $S_{CLK}$  after its 8th falling edge (*Figure 2*).  $S_{CLK}$  must remain low for at least 32  $\phi_2$  clocks to ensure that the A/D has completed its conversion. If  $S_{CLK}$  is enabled sooner, synchronizing to the data output on DO is not possible since an end of conversion signal from the A/D is not available and the actual conversion time is not known. With  $\overline{CS}$  low during the conversion time (32  $\phi_2$  max) DO will go high or low after the eighth falling edge of  $S_{CLK}$  until the conversion is completed. Once the conversion is through DO will transmit the MSB. The rest of the data will be shifted out once  $S_{CLK}$  is enabled as discussed previously.





FIGURE 1.



If  $\overline{CS}$  goes high during the conversion sequence DO is tristated, and the result is not affected so long as  $\overline{CS}$  remains high until the end of the conversion.

#### **1.2 MULTIPLEXER ADDRESSING**

The five bit mux address is shifted, MSB first, into DI. Input data corresponds to the channel selected as shown in *Table* **1**. Care should be taken not to send an address greater than or equal to twenty four (11XXX) as this puts the A/D in a digital testing mode. In this mode the analog inputs CH0 thru CH4 become digital outputs, for our use in production testing.

#### 2.0 ANALOG INPUT

#### 2.1 THE INPUT SAMPLE AND HOLD


The ADC0819's sample/hold capacitor is implemented in its capacitive ladder structure. After the channel address is received, the ladder is switched to sample the proper analog input. This sampling mode is maintained for 1 µsec after the eighth  $S_{CLK}$  falling edge. The hold mode is initiated with the start of the conversion process. An acquisition window of  $3t_{SCLK}+1$  µsec is therefore available to allow the ladder ca-

# **Typical Applications**

pacitance to settle to the analog input voltage. Any change in the analog voltage before or after the acquisition window will not effect the A/D conversion result.


In the most simple case, the ladder's acquisition time is determined by the  $\rm R_{on}$  (3K) of the multiplexer switches and the total ladder capacitance (90 pF). These values yield an acquisition time of about 2 µsec for a full scale reading. Therefore the analog input must be stable for at least 2 µsec before and 1 µsec after the eighth  $\rm S_{CLK}$  falling edge to ensure a proper conversion. External input source resistance and capacitance will lengthen the acquisition time and should be accounted for.

Other conventional sample and hold error specifications are included in the error and timing specs of the A/D. The hold step and gain error sample/hold specs are taken into account in the ADC0819's total unadjusted error, while the hold settling time is included in the A/D's max conversion time of 32  $\phi_2$  clock periods. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. However, once the data is read it is lost and another conversion is started.



11






928719


# **Ordering Information**


Temperature R	ange	0°C to +70°C	–40°C te	o +85°C
Total Unadjusted	±½ LSB	ADC0819BCN	ADC0819BCV	
Error	±1 LSB		ADC0819CCV	ADC0819CIN
Package Outline		N28B	V28A	N28B

www.national.com



13





# Notes

Pr	oducts	Desig	n Support
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO) www.national.com/wireless		PowerWise® Design University	www.national.com/training

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



DC0819 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer

National Semiconductor Americas Technical Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com