

# ADC08D1520 Low Power, 8-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter

Check for Samples: ADC08D1520

#### **FEATURES**

- Single +1.9V ±0.1V Operation
- Interleave Mode for 2x Sample Rate
- Multiple ADC Synchronization Capability
- Adjustment of Input Full-Scale Range, Clock Phase, and Offset
- · Choice of SDR or DDR Output Clocking
- 1:1 or 1:2 Selectable Output Demux
- Second DCLK Output
- Duty Cycle Corrected Sample Clock
- Test Pattern

#### **APPLICATIONS**

- Direct RF Down Conversion
- Digital Oscilloscopes
- Satellite Set-top boxes
- Communications Systems
- Test Instrumentation

#### **KEY SPECIFICATIONS**

Resolution: 8 Bits

Max Conversion Rate: 1.5 GSPS (max)

Code Error Rate: 10-18 (typ)

ENOB @ 748 MHz Input: 7.4 Bits (typ)

DNL: ±0.15 LSB (typ)

Power Consumption (Non-DES Mode)

Operating in Non-Demux Mode:1.6 W (typ)

Operating in 1:2 Demux Mode: 2.0 W (typ)

Power Down Mode: 3.5 mW (typ)

#### DESCRIPTION

The ADC08D1520 is a dual, low power, high performance CMOS analog-to-digital converter that builds upon the ADC08D1500 platform. ADC08D1520 digitizes signals to 8 bits of resolution at sample rates up to 1.7 GSPS. It has expanded features compared to the ADC08D1500, which include a test pattern output for system debug, a adjust, and selectable demultiplexer modes. Consuming a typical 1.6 Watts in Non-Demultiplex Mode at 1.0 GSPS from a single 1.9 Volt supply, this device is guaranteed to have no missing codes over the full operating temperature The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.4 Effective Number of Bits (ENOB) with a 748 MHz input signal and a 1.5 GHz sample rate while providing a 10-18 Code Error Rate (C.E.R.) Output formatting is offset binary and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.

Each converter has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demultiplexed Mode is selected, the output data rate is reduced to half the input sample rate on each bus. When Non-Demultiplexed Mode is selected, the output data rate on channels DI and DQ is at the same rate as the input sample clock. The two converters can be interleaved and used as a single 3 GSPS ADC.


The converter typically consumes less than 3.5 mW in the Power Down Mode and is available in a leaded or lead-free, 128-pin, thermally enhanced, HLQFP and operates over the Industrial (-40°C  $\leq$  T<sub>A</sub>  $\leq$  +85°C) temperature range.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## **Block Diagram**





## **Pin Configuration**



Note: The exposed pad on the bottom of the package must be soldered to a ground plane to ensure rated performance.



## **Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS**

Pin Functions			
Pin No.	Symbol	Equivalent Circuit	Description
3	OutV / SCLK	V <sub>A</sub> 50 kΩ	Output Voltage Amplitude and Serial Interface Clock. Tie this pin logic high for normal differential DCLK and data amplitude. Ground this pin for a reduced differential output amplitude and reduced power consumption. See The LVDS Outputs. When the Extended Control Mode is enabled, this pin functions as the SCLK input which clocks in the serial data. See NON-EXTENDED AND EXTENDED CONTROL MODE for details on the Extended Control Mode. See THE SERIAL INTERFACE for description of the serial interface.
29	PDQ	<b>ó</b> GND	Power Down Q-channel. A logic high on the PDQ pin puts only the Q-channel into the Power Down Mode.
4	OutEdge / DDR / SDATA	50k 200k DDR SDATA	DCLK Edge Select, Double Data Rate Enable and Serial Data Input. This input sets the output edge of DCLK+ at which the output data transitions. See OutEdge and Demultiplex Control Setting. When this pin is floating or connected to 1/2 the supply voltage, DDR clocking is enabled. When the Extended Control Mode is enabled, this pin functions as the SDATA input. See NON-EXTENDED AND EXTENDED CONTROL MODE for details on the Extended Control Mode. See THE SERIAL INTERFACE for description of the serial interface.
15	DCLK_RST / DCLK_RST+	V <sub>A</sub>	DCLK Reset. When single-ended DCLK_RST is selected by floating or setting pin 52 logic high, a positive pulse on this pin is used to reset and synchronize the DCLK outputs of multiple converters. See MULTIPLE ADC SYNCHRONIZATION for detailed description. When differential DCLK_RST is selected by setting pin 52 logic low, this pin receives the positive polarity of a differential pulse signal used to reset and synchronize the DCLK outputs of multiple converters.
26	PD	<b>A</b>	Power Down Pins. A logic high on the PD pin puts the entire device into the Power Down Mode.
30	CAL	GND	Calibration Cycle Initiate. A minimum t <sub>CAL_L</sub> input clock cycles logic low followed by a minimum of t <sub>CAL_H</sub> input clock cycles high on this pin initiates the self calibration sequence. See Calibration for an overview of calibration and On-Command Calibration for a description of on-command calibration. The calibration cycle may similarly be initiated via the CAL bit in the Calibration register (0h).



in Functions	Symbol	Equivalent Circuit	Description
Pin No.	Symbol  FSR / ALT_ECE / DCLK_RST-	Equivalent Circuit  VA  50k 200k  GND	Full Scale Range Select, Alternate Extended Control Enable and DCLK_RST This pin has three functions. It can conditionally control the ADC full-scale voltage, enable the Extended Control Mode, or become the negative polarity signal of a differential pair in differential DCLK_RST mode. If pin 52 is floating or at logic high and pin 41 is floating, this pin can be used to set the full-scale-range or can be used as an alternate Extended Control Mode enable pin. When used as the FSR pin, a logic low on this pin sets the full-scale differential input range to a reduced V <sub>IN</sub> input level . A logic high on this pin sets the full-scale differential input range to a higher V <sub>IN</sub> input level. See Converter Electrical Characteristics. To enable the Extended Control Mode, whereby the serial interface and control registers are employed, allow this pin to float or connect it to a voltage equal to V <sub>A</sub> /2. See NON-EXTENDED AND EXTENDED CONTROL MODE for information on the Extended Control Mode. Note that pin 41 overrides the Extended Control Mode enable of this pin. When pin 52 is held at logic low, this pin acts as the DCLK_RST- pin. When in differential DCLK_RST mode, there is no pincontrolled FSR and the full-scale-range is defaulted to the higher V <sub>IN</sub> input level.
127	CalDly / DES / SCS	VA 50k 50k	Calibration Delay, Dual Edge Sampling and Serial Interface Chip Select. In non-extended control mode, this pin functions as the Calibration Delay select. A logic high or low the number of input clock cycles after power up before calibration begins (See Calibration). When this pin is floating or connected to a voltage equal to V <sub>A</sub> /2, DES (Dual Edge Sampling) Mode is selected where the I-channel is sampled at twice the input clock rate and the Q-channel is ignored. See Dual-Edge Sampling. In extended control mode, this pin acts as the enable pin for the serial interface input and the CalDly value becomes "0" (short delay with no provision for a long power-up calibration delay).
18 19	CLK+ CLK-	AGND VA VBIAS	Differential clock input pins for the ADC. The differential clock signal must be a.c. coupled to these pins. The input signal is sampled on the falling edge of CLK+. See Acquiring the Input for a description of acquiring the input and THE CLOCK INPUTS for an overview of the clock inputs.

Copyright © 2008–2013, Texas Instruments Incorporated



n Functions	Functions				
Pin No.	Symbol	Equivalent Circuit	Description		
10 11 22 23	V <sub>IN</sub> I- V <sub>IN</sub> I+ V <sub>IN</sub> Q+ V <sub>IN</sub> Q-	VA AGND  O  Control from V <sub>CMO</sub> VA  AGND  AGND	Analog signal inputs to the ADC. The differential full-scale input range of this input is programmable using the FSR pin 14 in Non-Extended Control Mode and the Input Full-Scale Voltage Adjust register in the Extended Control Mode. Refer to the V <sub>IN</sub> specification in the Converter Electrical Characteristics for the full-scale input range in the Non-Extended Control Mode. Refer to REGISTER DESCRIPTION for the full-scale input range in the Extended Control Mode.		
7	V <sub>СМО</sub>	V <sub>CMO</sub> V <sub>CMO</sub> V <sub>CMO</sub> Enable AC Coupling GND	Common Mode Voltage. This pin is the common mode output in d.c. coupling mode and also serves as the a.c. coupling mode select pin. When d.c. coupling is used at the analog inputs, the voltage output at this pin is required to be the common mode input voltage at V <sub>IN</sub> + and V <sub>IN</sub> When a.c. coupling is used, this pin should be grounded. This pin is capable of sourcing or sinking 100 μA. See THE ANALOG INPUT.		
31	$V_{BG}$	∨ <sub>A</sub> <b>?</b>	Bandgap output voltage. This pin is capable of sourcing or sinking 100 µA and can drive a loa up to 80 pF.		
126	CalRun	GND	Calibration Running indication. This pin is at a logic high when calibration is running.		
32	R <sub>EXT</sub>	VA WO GND	External bias resistor connection. Nominal value is 3.3 k $\Omega$ (±0.1%) to ground. See Calibration.		
34 35	Tdiode_P Tdiode_N	Tdiode_P O	Temperature Diode Positive (Anode) and Negative (Cathode). These pins may be used for die temperature measurements, however n specified accuracy is implied or guaranteed. Noise coupling from adjacent output data signals has been shown to affect temperature measurements using this feature. See Therma Management.		



Pin Functions	Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description			
41	ECE	FS (PIN 14)	Extended Control Enable. This pin always enables or disables Extended Control Mode. When this pin is set logic high, the Extended Control Mode is inactive and all control of the device must be through control pins only. When it is set logic low, the Extended Control Mode is active. This pin overrides the Extended Control Enable signal set using pin 14.			
52	DRST_SEL	VA 10k GND	DCLK_RST select. This pin selects whether the DCLK is reset using a single-ended or differential signal. When this pin is floating or logic high, the DCLK_RST operation is single-ended and pin 14 functions as FSR/ALT_ECE. When this pin is logic low, the DCLK_RST operation becomes differential with functionality on pin 15 (DCLK_RST+) and pin 14 (DCLK_RST-). When in differential DCLK_RST mode, there is no pin-controlled FSR and the full-scale-range is defaulted to the higher V <sub>IN</sub> input level. When pin 41 is set logic low, the Extended Control Mode is active and the Full-Scale Voltage Adjust registers can be programmed.			



Functions			
Pin No.	Symbol	Equivalent Circuit	Description
83 / 78 84 / 77 85 / 76 86 / 75 89 / 72 90 / 71 91 / 70 92 / 69 93 / 68 94 / 67 95 / 66 96 / 65 100 / 61 101 / 60 102 / 59 103 / 58	DI7- / DQ7- DI7+ / DQ7+ DI6- / DQ6- DI6- / DQ6- DI5- / DQ5- DI5- / DQ5- DI5+ / DQ4- DI4- / DQ4- DI4- / DQ4- DI3- / DQ3- DI3+ / DQ3- DI2- / DQ2- DI2+ / DQ2- DI1- / DQ1- DI1+ / DQ1- DI0- / DQ0- DI0- / DQ0- DI0+ / DQ0+		I- and Q-channel LVDS Data Outputs that ar not delayed in the output demultiplexer. Compared with the Dld and DQd outputs, the outputs represent the later time samples. These outputs should always be terminated with a 100Ω differential resistor. In Non-demultiplexed Mode, only these outpare active.
104 / 57 105 / 56 106 / 55 107 / 54 111 / 50 112 / 49 113 / 48 114 / 47 115 / 46 116 / 45 117 / 44 118 / 43 122 / 39 123 / 38 124 / 37 125 / 36	DId7- / DQd7- DId7+ / DQd7+ DId6- / DQd6- DId6+ / DQd6- DId5- / DQd5- DId5+ / DQd5- DId5+ / DQd4- DId4- / DQd4- DId4- / DQd4- DId3- / DQd3- DId3+ / DQd3- DId2- / DQd2- DId2+ / DQd1- DId1- / DQd1- DId1+ / DQd1+ DId0- / DQd0- DId0+ / DQd0- DId0+ / DQd0-	+ J	I- and Q-channel LVDS Data Outputs that ar delayed by one CLK cycle in the output demultiplexer. Compared with the DI and DC outputs, these outputs represent the earlier time sample. These outputs should always b terminated with a 100Ω differential resistor. In Non-demultiplexed Mode, these outputs a disabled and are high impedance. When disabled, these outputs must be left floating.
79 80	OR+/DCLK2+ OR-/DCLK2-	DR GND	Out Of Range, second Data Clock output. When functioning as OR+/-, a differential hig at these pins indicates that the differential in is out of range (outside the range ±V <sub>IN</sub> /2 as programmed by the FSR pin in Non-extende Control Mode or the Input Full-Scale Voltage Adjust register setting in the Extended Control Mode). This single out of range indication is both the I- and Q-channels, unless PDQ is asserted, in which case it only applies to the channel input. When functioning as DCLK2+, DCLK2 is the exact replica of DCLK and outputs the same signal at the same rate. The functionality of these pins is selectable in Extended Control Mode only; default is OR+.



Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description		
81 82	DCLK- DCLK+	V <sub>DR</sub> V <sub>DR</sub> DR GND	Data Clock. Differential Clock outputs used to latch the output data. Delayed and non-delayed data outputs are supplied synchronously to this signal. In 1:2 Demux Mode, this signal is at 1/2 the input clock rate in SDR mode and at 1/4 the input clock rate in the DDR mode. In the Non-demux Mode, DCLK can only be in DDR mode and is at 1/2 the input clock rate. By default, the DCLK outputs are not active during the termination resistor trim section of the calibration cycle. If a system requires DCLK to run continuously during a calibration cycle, the termination resistor trim portion of the cycle car be disabled by setting the Resistor Trim Disable (RTD) bit to logic high in the Extended Configuration Register. This disables all subsequent termination resistor trims after the initial trim which occurs during power-on calibration. This output is not recommended as a system clock unless the resistor trim is disabled.		
2, 5, 8, 13, 16, 17, 20, 25, 28, 33, 128	$V_{A}$		Analog power supply pins. Bypass these pins to ground.		
40, 51, 62, 73, 88, 99, 110, 121	$V_{DR}$		Output Driver power supply pins. Bypass these pins to DR GND.		
1, 6, 9, 12, 21, 24, 27	GND		Ground return for V <sub>A</sub> .		
42, 53, 64, 74, 87, 97, 108, 119	DR GND		Ground return for V <sub>DR</sub> .		
63, 98, 109, 120	NC		No Connection. Make no connection to these pins.		



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## Absolute Maximum Ratings (1)(2)(3)

Supply Voltage (V <sub>A</sub> , V <sub>DR</sub> )		2.2V
Supply Difference V <sub>DR</sub> - V <sub>A</sub>		0V to 100 mV
Voltage on Any Input Pin (Except V <sub>IN</sub> +, V <sub>IN</sub> -)		-0.15V to (V <sub>A</sub> +0.15V)
Voltage on V <sub>IN</sub> +, V <sub>IN</sub> - (Maintaining Common Mode)		-0.15V to 2.5V
Ground Difference  GND - DR GND		0V to 100 mV
Input Current at Any Pin (4)		±25 mA
Package Input Current <sup>(4)</sup>		±50 mA
Power Dissipation at T <sub>A</sub> ≤ 85°C		2.35 W
ESD Susceptibility <sup>(5)</sup>	Human Body Model	2500V
	Machine Model	250V
	Charged Device Model	1000V
Storage Temperature		−65°C to +150°C

- 1) All voltages are measured with respect to GND = DR GND = 0V, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no guarantee of operation at the Absolute Maximum Ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) When the input voltage at any pin exceeds the power supply limits (that is, less than GND or greater than V<sub>A</sub>), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two. This limit is not placed upon the power, ground and digital output pins.
- (5) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms. Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

# Operating Ratings(1)(2)

- p	
Ambient Temperature Range	-40°C ≤ T <sub>A</sub> ≤ +85°C
Supply Voltage (V <sub>A</sub> )	+1.8V to +2.0V
Driver Supply Voltage (V <sub>DR</sub> )	+1.8V to V <sub>A</sub>
Analog Input Common Mode Voltage	V <sub>CMO</sub> ±50 mV
V <sub>IN</sub> +, V <sub>IN</sub> - Voltage Range (Maintaining Common Mode)	0V to 2.15V (100% duty cycle) 0V to 2.5V (10% duty cycle)
Ground Difference ( GND - DR GND )	0V
CLK Pins Voltage Range	0V to V <sub>A</sub>
Differential CLK Amplitude	0.4V <sub>P-P</sub> to 2.0V <sub>P-P</sub>

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no guarantee of operation at the Absolute Maximum Ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = DR GND = 0V, unless otherwise specified.

## Package Thermal Resistance<sup>(1)</sup>

•			
Package	θ <sub>JA</sub>	θ <sub>JC</sub> Top of Package	θ <sub>JC</sub> Thermal Pad
128-Lead, HLQFP	26°C / W	10°C / W	2.8°C / W

(1) Soldering process must comply with Reflow Temperature Profile specifications. Refer to http://www.ti.com/packaging



#### **Converter Electrical Characteristics**

The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  Floating; Non-extended Control Mode; SDR Mode;  $V_{EXT} = 3300$   $V_{EXT} =$ 

Symbol	Parameter	Conditions	Typical (4)	Limits (4)	Units (Limits)
STATIC CON	IVERTER CHARACTERISTICS				
INL	Integral Non-Linearity (Best fit)	DC Coupled, 1 MHz Sine Wave Over- ranged	±0.3	±0.9	LSB (max)
DNL	Differential Non-Linearity	DC Coupled, 1 MHz Sine Wave Over- ranged	±0.15	±0.6	LSB (max)
	Resolution with No Missing Codes			8	Bits
V <sub>OFF</sub>	Offset Error		-0.75		LSB
V <sub>OFF</sub> _ADJ	Input Offset Adjustment Range	Extended Control Mode	±45		mV
PFSE	Positive Full-Scale Error	See <sup>(5)</sup>		±25	mV (max)
NFSE	Negative Full-Scale Error	See <sup>(5)</sup>		±25	mV (max)
FS_ADJ	Full-Scale Adjustment Range	Extended Control Mode	±20	±15	%FS

<sup>(1)</sup> The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device. See Figure 1

<sup>(2)</sup> To guarantee accuracy, it is required that V<sub>A</sub> and V<sub>DR</sub> be well bypassed. Each supply pin must be decoupled with separate bypass capacitors. Additionally, achieving rated performance requires that the backside exposed pad be well grounded.

<sup>3)</sup> The maximum clock frequency for Non-Demux Mode is 1 GHz.

<sup>(4)</sup> Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

<sup>(5)</sup> Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See Figure 3. For relationship between Gain Error and Full-Scale Error, see Specification Definitions for Gain Error.



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.0$  Floating; Non-extended Control Mode; SDR Mode;  $V_{EXT} = 1.0$  Clock,  $V_{EXT} = 1.0$  Analog Signal Source Impedance = 100  $V_{EXT} = 1.0$  Differential; 1:2 Demultiplex Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T**<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>. All other limits T<sub>A</sub> = 25°C, unless otherwise noted.

Symbol	Parameter	Conditions	Typical (4)	Limits (4)	Units (Limits)
1:2 DEMUX	NON-DES MODE, DYNAMIC CONV	ERTER CHARACTERISTICS; F <sub>CLK</sub> = 1.5	GHZ		
FPBW	Full Power Bandwidth	Non-DES Mode	2.0		GHz
C.E.R.	Code Error Rate		10 <sup>-18</sup>		Error/ Sample
	Gain Flatness	d.c. to 748 MHz	±0.5		dBFS
	Gain Flatness	d.c. to 1.5 GHz	±1.0		dBFS
ENOD	Effective Number of Dita	f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR - 0.5 dB	7.4	6.8	Bits (min)
ENOB	Effective Number of Bits	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	7.4		Bits
CINIAD	Signal-to-Noise Plus Distortion	f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR - 0.5 dB	46.5	42.5	dB (min)
SINAD	Ratio	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	46.4	44.0	dB
SNR	Signal to Naisa Batia	$f_{IN} = 373 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	46.8	44.0	dB (min)
SINK	Signal-to-Noise Ratio	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	47		dB
THD	Total Harmonia Diatortian	$f_{IN} = 373 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	-58	-47.5	dB (max)
טחו	Total Harmonic Distortion	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	<b>-</b> 55		dB
2nd Harm	Second Harmonic Distortion	$f_{IN} = 373 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	-65		dB
Zna Haim	Second Harmonic Distortion	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	-59		dB
3rd Harm	Third Harmonic Distortion	$f_{IN} = 373 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	-58		dB
Siu Haiiii	Third Harmonic Distortion	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	-58		dB
SFDR	Caurious Francousia Banasa	f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR - 0.5 dB	58	47.5	dB (min)
SFUK	Spurious-Free Dynamic Range	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	55		dB
IMD	Intermodulation Distortion	$f_{IN1}$ = 365 MHz, $V_{IN}$ = FSR - 7 dB	50		٩D
טואוו	intermodulation distortion	$f_{IN2}$ = 375 MHz, $V_{IN}$ = FSR - 7 dB	<b>-</b> 50		dB
	Out of Bongo Output Code	$(V_{IN}+) - (V_{IN}-) > + Full Scale$		255	
	Out of Range Output Code	$(V_{IN}+) - (V_{IN}-) < -$ Full Scale		0	



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.0$  Floating; Non-extended Control Mode; SDR Mode;  $V_{EXT} = 1.0$  Clock,  $V_{EXT} = 1.0$  Analog Signal Source Impedance = 1.0 Clock Differential; 1:2 Demultiplex Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T**<sub>A</sub> =  $V_{MIN}$  to  $V_{MAX}$ . All other limits  $V_{EXT} = 1.0$  Clock,  $V_{EXT} = 1.0$ 

Symbol	Parameter	Conditions	Typical	Limits (4)	Units (Limits)
NON-DEMUX	NON-DES MODE, DYNAMIC CON	IVERTER CHARACTERISTICS; F <sub>CLK</sub> = 1	GHZ	I.	•
ENOD	Effective Number of Dita	f <sub>IN</sub> = 248 MHz, V <sub>IN</sub> = FSR - 0.5 dB	7.3		Bits
ENOB	Effective Number of Bits	$f_{IN} = 498 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	7.3		Bits
SINAD	Signal to Noise Plus Distortion	$f_{IN}$ = 248 MHz, $V_{IN}$ = FSR - 0.5 dB	45.7		dB
SINAD	Ratio	$f_{IN} = 498 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	45.7		dB
CND	Circulto Naine Batin	f <sub>IN</sub> = 248 MHz, V <sub>IN</sub> = FSR - 0.5 dB	46		dB
SNR	Signal to Noise Ratio	$f_{IN} = 498 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	46		dB
TUD	Total Hammonia Dietartian	f <sub>IN</sub> = 248 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-57		dB
THD	Total Harmonic Distortion	$f_{IN} = 498 \text{ MHz}, V_{IN} = FSR - 0.5 \text{ dB}$	-57		dB
0	Conservation Distantian	f <sub>IN</sub> = 248 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-63		dB
2nd Harm	Second Harmonic Distortion	$f_{IN} = 498 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	-63		dB
0-111	Third Hanna in Distantia	f <sub>IN</sub> = 248 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-64		dB
3rd Harm	d Harm Third Harmonic Distortion	f <sub>IN</sub> = 498 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-64		dB
0500	Spurious Free Dynamic Barre	f <sub>IN</sub> = 248 MHz, V <sub>IN</sub> = FSR - 0.5 dB	57		dB
SFDR	Spurious Free Dynamic Range	$f_{IN} = 498 \text{ MHz}, V_{IN} = FSR - 0.5 \text{ dB}$	57		dB

corporated Submit Documentation Feedback



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  Floating; Non-extended Control Mode; SDR Mode;  $V_{EXT} = 1.5$  Analog Signal Source Impedance = 100  $V_{EXT} = 1.5$  Demultiplex Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T**<sub>A</sub> = **T**<sub>MIN</sub> **to T**<sub>MAX</sub>. All other limits T<sub>A</sub> = 25°C, unless otherwise noted. (1)(2)(3)

Symbol	Parameter	Conditions	Typical	Limits (4)	Units (Limits)
1:4 DEMUX I	DES MODE, DYNAMIC CONVERTER	CHARACTERISTICS; F <sub>CLK</sub> = 1.5 GHZ			
FPBW	Full Power Bandwidth	DES Mode	1.3		GHz
ENOB	Effective Number of Bits	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR - 0.5 dB	7.0		Bits
SINAD	Signal to Noise Plus Distortion Ratio	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR - 0.5 dB	44		dB
SNR	Signal to Noise Ratio	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR - 0.5 dB	46.3		dB
THD	Total Harmonic Distortion	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-47		dB
2nd Harm	Second Harmonic Distortion	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-55		dB
3rd Harm	Third Harmonic Distortion	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-64		dB
SFDR	Spurious Free Dynamic Range	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR - 0.5 dB	47		dB
ANALOG INF	PUT AND REFERENCE CHARACTER	RISTICS	•		
	Full Scale Analog Differential Input Range	FSR pin 14 Low	650	590	mV <sub>P-P</sub> (min)
V				730	mV <sub>P-P</sub> (max)
$V_{IN}$		FSR pin 14 High	870	800	mV <sub>P-P</sub> (min)
				940	mV <sub>P-P</sub> (max)
V	Common Mode Input Voltage		V <sub>CMO</sub>	V <sub>CMO</sub> - 0.05	V (min)
V <sub>CMI</sub>				V <sub>CMO</sub> + 0.05	V (max)
	Analog Input Capacitance, Normal	Differential	0.02		pF
C <sub>IN</sub>	operation (6)(7)	Each input pin to ground	1.6		pF
	Analog Input Capacitance, DES Mode <sup>(6)(7)</sup>	Differential	0.08		pF
		Each input pin to ground	2.2		pF
D	Differential Input Begintenes		100	94	Ω (min)
R <sub>IN</sub>	Differential Input Resistance		100	106	Ω (max)

<sup>(6)</sup> The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.65 pF differential and 0.95 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.

<sup>(7)</sup> This parameter is guaranteed by design and is not tested in production.



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  GHz at 0.5  $V_{P-P} = 1.5$ Floating; Non-extended Control Mode; SDR Mode;  $R_{EXT}$  = 3300  $\Omega$  ±0.1%; Analog Signal Source Impedance = 100  $\Omega$ Differential; 1:2 Demultiplex Mode; Duty Cycle Stabilizer on. Boldface limits apply for  $T_A = T_{MIN}$  to  $T_{MAX}$ . All other limits  $T_A = T_{MIN}$ 25°C, unless otherwise noted. (1)(2)(3)

Symbol	Parameter	Conditions	Typical	Limits (4)	Units (Limits)
ANALOG OU	TPUT CHARACTERISTICS				Ш
\ /	Occurred Made Octobr Waltern			0.95	V (min)
$V_{CMO}$	Common Mode Output Voltage	$I_{CMO} = \pm 100 \mu A$	1.26	1.45	V (max)
TC V <sub>CMO</sub>	Common Mode Output Voltage Temperature Coefficient	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	118		ppm/°C
M	V <sub>CMO</sub> input threshold to set D.C.	V <sub>A</sub> = 1.8V	0.60		V
$V_{CMO\_LVL}$	Coupling mode	V <sub>A</sub> = 2.0V	0.66		V
C <sub>LOAD</sub> V <sub>CMO</sub>	Maximum V <sub>CMO</sub> Load Capacitance			80	pF
\/	Bandgap Reference Output	1	4.00	1.20	V (min)
$V_{BG}$	Voltage	I <sub>BG</sub> = ±100 μA	1.26	1.33	V (max)
TC V <sub>BG</sub>	Bandgap Reference Voltage Temperature Coefficient	$T_A = -40$ °C to +85°C, $I_{BG} = \pm 100 \ \mu A$	28		ppm/°C
C <sub>LOAD</sub> V <sub>BG</sub>	Maximum Bandgap Reference load Capacitance			80	pF
CHANNEL-TO	-CHANNEL CHARACTERISTICS				
	Offset Match		1		LSB
	Positive Full-Scale Match	Zero offset selected in Control Register	1		LSB
	Negative Full-Scale Match	Zero offset selected in Control Register	1		LSB
	Phase Matching (I, Q)	f <sub>IN</sub> = 1.5 GHz	< 1		Degree
X-TALK	Crosstalk from I-channel (Aggressor) to Q-channel (Victim)	Aggressor = 867 MHz F.S. Victim = 100 MHz F.S.	-65		dB
X-TALK	Crosstalk from Q-channel (Aggressor) to I-channel (Victim)	Aggressor = 867 MHz F.S. Victim = 100 MHz F.S.	-65		dB
LVDS CLK IN	PUT CHARACTERISTICS (Typical s	specs also apply to DCLK_RST)			Ш
				0.4	V <sub>P-P</sub> (min)
		Sine Wave Clock	0.6	2.0	V <sub>P-P</sub> (max)
$V_{ID}$	Differential Clock Input Level	0 W 0 I	0.0	0.4	V <sub>P-P</sub> (min)
		Square Wave Clock	0.6	2.0	V <sub>P-P</sub> (max)
V <sub>OSI</sub>	Input Offset Voltage		1.2		V
		Differential	0.02		pF
C <sub>IN</sub>	Input Capacitance (8) (9)	Each input to ground	1.5		pF

The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.65 pF differential and 0.95 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.

Product Folder Links: ADC08D1520

This parameter is guaranteed by design and is not tested in production.



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  Floating; Non-extended Control Mode; SDR Mode;  $V_{EXT} = 3300 \Omega \pm 0.1\%$ ; Analog Signal Source Impedance = 100  $V_{EXT} = 1.5$  Cm Differential; 1:2 Demultiplex Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T**<sub>A</sub> = **T**<sub>MIN</sub> **to T**<sub>MAX</sub>. All other limits  $V_{EXT} = 1.5$  Cm, unless otherwise noted.

Symbol	Parameter	Conditions	Typical	Limits (4)	Units (Limits)
DIGITAL CO	NTROL PIN CHARACTERISTICS		1		1
V <sub>IH</sub>	Logic High Input Voltage	OutV, DCLK_RST, PD, PDQ, CAL, ECE, DRST_SEL		0.69 x V <sub>A</sub>	V (min)
		OutEdge, FSR, CalDly		0.79 x V <sub>A</sub>	V (min)
		OutV, DCLK_RST, PD, PDQ, CAL		0.28 x V <sub>A</sub>	V (max)
$V_{IL}$	Logic Low Input Voltage	OutEdge, FSR, CalDly, ECE, DRST_SEL		0.21 x V <sub>A</sub>	V (max)
C <sub>IN</sub>	Input Capacitance (10) (11)	Each input to ground	1.2		pF
DIGITAL OU	TPUT CHARACTERISTICS				1
	LVDS Differential Output Voltage	Measured differentially, OutV = $V_A$ , $V_{BG}$ = Floating $^{(12)}$	740	480	mV <sub>P-P</sub> (min)
			740	950	mV <sub>P-P</sub> (max)
$V_{OD}$		Measured differentially, OutV = GND, V <sub>BG</sub> = Floating <sup>(12)</sup>	500	320	mV <sub>P-P</sub> (min)
			560	720	mV <sub>P-P</sub> (max)
ΔV <sub>O DIFF</sub>	Change in LVDS Output Swing Between Logic Levels		±1		mV
V	Output Offset Voltage	V <sub>BG</sub> = Floating	800		mV
V <sub>OS</sub>	See Figure 2	$V_{BG} = V_A^{(12)}$	1175		mV
ΔV <sub>OS</sub>	Output Offset Voltage Change Between Logic Levels		±1		mV
I <sub>OS</sub>	Output Short Circuit Current	Output+ and Output- connected to 0.8V	±4		mA
Z <sub>O</sub>	Differential Output Impedance		100		Ohms
V <sub>OH</sub>	CalRun H level output	$I_{OH} = -400 \ \mu A^{(13)}$	1.65	1.5	V
V <sub>OL</sub>	CalRun L level output	I <sub>OH</sub> = 400 μA <sup>(13)</sup>	0.15	0.3	V

<sup>(10)</sup> This parameter is guaranteed by design and is not tested in production.

<sup>(11)</sup> The digital control pin capacitances are die capacitances only. Additional package capacitance of 1.6 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.

<sup>(12)</sup> Tying V<sub>BG</sub> to the supply rail will increase the output offset voltage (V<sub>OS</sub>) by 400mv (typical), as shown in the V<sub>OS</sub> specification above. Tying V<sub>BG</sub> to the supply rail will also affect the differential LVDS output voltage (V<sub>OD</sub>), causing it to increase by 40mV (typical).

<sup>(13)</sup> This parameter is guaranteed by design and/or characterization and is not tested in production.



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.0$  Floating; Non-extended Control Mode; SDR Mode;  $V_{CLK} = 1.0$  Clock,  $V_{CLK} = 1.0$  Signal Source Impedance = 100  $V_{CLK} = 1.0$  Differential; 1:2 Demultiplex Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T**<sub>A</sub> = T<sub>MIN</sub> **to T**<sub>MAX</sub>. All other limits T<sub>A</sub> = 25°C, unless otherwise noted.  $V_{CLK} = 1.0$  Signal Source Impedance = 100  $V_{CLK} = 1.0$  Signal Sourc

Symbol	Parameter	Conditions	Typical	Limits (4)	Units (Limits)
POWER SUP	PLY CHARACTERISTICS (NON-DES	S MODE)			
		1:2 Demux Mode; f <sub>CLK</sub> = 1.5 GHz			
		PD = PDQ = Low	818	930	mA (max)
		PD = Low, PDQ = High	561	640	mA (max)
	Analan Sunah Sumant	PD = PDQ = High	1.9		mA
I <sub>A</sub>	Analog Supply Current	Non-demux Mode; f <sub>CLK</sub> = 1.0 GHz			
		PD = PDQ = Low	712	803	mA (max)
		PD = Low, PDQ = High	464	530	mA (max)
		PD = PDQ = High	1.5		mA
	Output Driver Supply Current	1:2 Demux Mode; f <sub>CLK</sub> = 1.5 GHz			
		PD = PDQ = Low	225	305	mA (max)
		PD = Low, PDQ = High	123	166	mA (max)
		PD = PDQ = High	0.074		mA
I <sub>DR</sub>		Non-demux Mode; f <sub>CLK</sub> = 1.0 GHz			
		PD = PDQ = Low	136	212	mA (max)
		PD = Low, PDQ = High	83.5	120	mA (max)
		PD = PDQ = High	0.047		mA
		1:2 Demux Mode; f <sub>CLK</sub> = 1.5 GHz			
		PD = PDQ = Low	2.0	2.35	W (max)
		PD = Low, PDQ = High	1.3	1.53	W (max)
_		PD = PDQ = High	3.8		mW
$P_D$	Power Consumption	Non-demux Mode; f <sub>CLK</sub> = 1.0 GHz			
		PD = PDQ = Low	1.6	1.92	W (max)
		PD = Low, PDQ = High	1.04	1.235	W (max)
		PD = PDQ = High	2.76		mW
PSRR1	D.C. Power Supply Rejection Ratio	Change in Full Scale Error with change in V <sub>A</sub> from 1.8V to 2.0V	-30		dB



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  Floating; Non-extended Control Mode; SDR Mode;  $V_{EXT} = 3300 \Omega \pm 0.1\%$ ; Analog Signal Source Impedance = 100  $V_{EXT} = 1.5$  Cm Differential; 1:2 Demultiplex Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T**<sub>A</sub> = **T**<sub>MIN</sub> **to T**<sub>MAX</sub>. All other limits  $V_{EXT} = 1.5$  Cm, unless otherwise noted.

Symbol	Parameter	Conditions		Typical (4)	Limits (4)	Units (Limits)
A.C. ELECT	RICAL CHARACTERISTICS		<u>.</u>			
		Demux Mode (DES or Non-DES Mode)		1.7	1.5	GHz (max)
f <sub>CLK (max)</sub>	Maximum Input Clock Frequency	Non-Demux Mode (DES or Non-DES Mode)		1.25	1.0	GHz (max)
ı	Minimum Innut Clash Francisco	1:2 Demux Noi	n-DES Mode	200		MHz
†CLK (min)	Minimum Input Clock Frequency	1:4 Demux DE	S Mode	500		MHz
	Input Clock Duty Cycle	$f_{\text{CLK}(min)} \leq f_{\text{CLK}}$	≤ 1.5 GHz	50	20 80	% (min) % (max)
t <sub>CL</sub>	Input Clock Low Time	See <sup>(15)</sup>		333	133	ps (min)
t <sub>CH</sub>	Input Clock High Time	See <sup>(15)</sup>		333	133	ps (min)
СП	input olock riight riino			000	45	% (min)
	DCLK Duty Cycle	See <sup>(15)</sup>		50	55	% (max)
t <sub>SR</sub>	Setup Time DCLK_RST±	See <sup>(14)</sup>		90		ps
t <sub>HR</sub>	Hold Time DCLK_RST±	See <sup>(14)</sup>		30		ps
t <sub>PWR</sub>	Pulse Width DCLK_RST±	See <sup>(15)</sup>			4	Input Clock Cycles (min)
t <sub>LHT</sub>	Differential Low-to-High Transition Time	10% to 90%, C	c <sub>L</sub> = 2.5 pF	150		ps
t <sub>HLT</sub>	Differential High-to-Low Transition Time	10% to 90%, C <sub>L</sub> = 2.5 pF		150		ps
t <sub>OSK</sub>	DCLK-to-Data Output Skew	50% of DCLK transition to 50% of Data transition, SDR Mode and DDR Mode, 0° DCLK <sup>(15)</sup>		±50		ps (max)
t <sub>SU</sub>	Data-to-DCLK Set-Up Time	DDR Mode, 90	° DCLK <sup>(15)</sup>	400		ps
t <sub>H</sub>	DCLK-to-Data Hold Time	DDR Mode, 90	° DCLK <sup>(15)</sup>	560		ps
t <sub>AD</sub>	Sampling (Aperture) Delay	Input CLK+ Fa	Il to Acquisition of Data	1.6		ns
t <sub>AJ</sub>	Aperture Jitter			0.4		ps (rms)
t <sub>OD</sub>	Input Clock-to Data Output Delay (in addition to Pipeline Delay)	50% of Input C Data transition	lock transition to 50% of	4.0		ns
		DI Outputs			13	
		Dld Outputs			14	7
	Pipeline Delay (Latency) in 1:2	DO Outputo	Non-DES Mode		13	Input Clock
	Demux Mode (15) (16)	DQ Outputs  DES Mode		13.5	Cycles	
		DO d Outroute	Non-DES Mode		14	
		DQd Outputs	DES Mode		14.5	
	Pipeline Delay (Latency) in Non-	DI Outputs			13	
	Demux Mode (15) (16)	DO Octobri	Non-DES Mode		13	Input Clock Cycles
	(10)	DQ Outputs DES Mode			13.5	2,0.00
	Over Range Recovery Time	Differential V <sub>IN</sub> step from ±1.2V to 0V to get accurate conversion		1		Input Clock Cycle
t	PD low to Rated Accuracy	Non-DES Mode <sup>(15)</sup>		500		ns
t <sub>WU</sub>	Conversion (Wake-Up Time)	DES Mode <sup>(15)</sup>		1		μs

<sup>(14)</sup> This parameter is guaranteed by design and/or characterization and is not tested in production.

Product Folder Links: ADC08D1520

<sup>(15)</sup> This parameter is guaranteed by design and is not tested in production.

<sup>(16)</sup> The ADC08D1520 has two LVDS output buses, each of which clocks data out at one half the sample rate. The second bus (D0 through D7) has a pipeline latency that is one clock cycle less than the latency of the first bus (Dd0 through Dd7).



The following specifications apply after calibration for  $V_A = V_{DR} = +1.9V$ ; OutV = 1.9V;  $V_{IN}$  FSR (a.c. coupled) = differential 870 mV<sub>P-P</sub>;  $C_L = 10$  pF; Differential, a.c. coupled Sine Wave Input Clock,  $f_{CLK} = 1.5$  GHz at 0.5  $V_{P-P}$  with 50% duty cycle;  $V_{BG} = 1.5$  Floating; Non-extended Control Mode; SDR Mode;  $V_{EXT} = 3300 \Omega \pm 0.1\%$ ; Analog Signal Source Impedance = 100  $V_{EXT} = 1.5$  Cm Differential; 1:2 Demultiplex Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T**<sub>A</sub> = **T**<sub>MIN</sub> **to T**<sub>MAX</sub>. All other limits  $V_{EXT} = 1.5$  Cm, unless otherwise noted.

Symbol	Parameter	Conditions	Typical (4)	Limits (4)	Units (Limits)
f <sub>SCLK</sub>	Serial Clock Frequency	See <sup>(15)</sup>	15		MHz
t <sub>SSU</sub>	Serial Data to Serial Clock Rising Setup Time	See <sup>(15)</sup>	2.5		ns (min)
t <sub>SH</sub>	Serial Data to Serial Clock Rising Hold Time	See <sup>(15)</sup>	1		ns (min)
t <sub>SCS</sub>	CS to Serial Clock Rising Setup Time		2.5		ns
t <sub>HCS</sub>	CS to Serial Clock Falling Hold Time		1.5		ns
	Serial Clock Low Time			30	ns (min)
	Serial Clock High Time			30	ns (min)
t <sub>CAL</sub>	Calibration Cycle Time		1.4 x 10 <sup>6</sup>		Clock Cycles
t <sub>CAL_L</sub>	CAL Pin Low Time	See Figure 11 <sup>(15)</sup>		1280	Clock Cycles (min)
t <sub>CAL_H</sub>	CAL Pin High Time	See Figure 11 <sup>(15)</sup>		1280	Clock Cycles (min)
t <sub>CalDly</sub>	Calibration delay determined by CalDly (pin 127)	CalDly = Low See Calibration, Figure 11 <sup>(15)</sup>		2 <sup>26</sup>	Clock Cycles (max)
		CalDly = High See Calibration, Figure 11 <sup>(15)</sup>		2 <sup>32</sup>	Clock Cycles (max)




Figure 1.

#### **SPECIFICATION DEFINITIONS**

**APERTURE (SAMPLING) DELAY** is the amount of delay, measured from the sampling edge of the CLK input, after which the signal present at the input pin is sampled inside the device.

**APERTURE JITTER**  $(t_{AJ})$  is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

**CODE ERROR RATE (C.E.R.)** is the probability of error and is defined as the probable number of word errors on the ADC output per unit of time divided by the number of words seen in that amount of time. A C.E.R. of 10<sup>-18</sup> corresponds to a statistical error in one word about every four (4) years.

**CLOCK DUTY CYCLE** is the ratio of the time that the clock waveform is at a logic high to the total time of one clock period.



**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB. Measured at sample rate = 500 MSPS with a 1MHz input sine wave.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH (FPBW)** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full-scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and Full-Scale Errors:

Positive Gain Error - Offset Error - Positive Full-Scale Error

Negative Gain Error = -(Offset Error - Negative Full-Scale Error)

Gain Error = Negative Full-Scale Error - Positive Full-Scale Error = Positive Gain Error + Negative Gain Error

**INTEGRAL NON-LINEARITY (INL)** is a measure of worst case deviation of the ADC transfer function from an ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line is measured from the center of that code value step. The best fit method is used.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. IMD is usually expressed in dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is

$$V_{FS}/2^{N} \tag{1}$$

where  $V_{FS}$  is the differential full-scale amplitude  $V_{IN}$  as set by the FSR input and "N" is the ADC resolution in bits, which is 8 for the ADC08D1520.

LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL OUTPUT VOLTAGE ( $V_{ID}$  and  $V_{OD}$ ) is two times the absolute value of the difference between the  $V_D$ + and  $V_D$  - signals; each measured with respect to Ground.




Figure 2. LVDS Output Signal Levels

**LVDS OUTPUT OFFSET VOLTAGE (V\_{OS})** is the midpoint between the D+ and D- pins output voltage with respect to ground; i.e.,  $[(V_D+)+(V_D-)]/2$ . See Figure 2.

MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

**NEGATIVE FULL-SCALE ERROR (NFSE)** is a measure of how far the first code transition is from the ideal 1/2 LSB above a differential  $-V_{IN}/2$  with the FSR pin low. For the ADC08D1520 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.



**OFFSET ERROR (V<sub>OFF</sub>)** is a measure of how far the mid-scale point is from the ideal zero voltage differential input.

Offset Error = Actual Input causing average of 8k samples to result in an average code of 127.5.

**OUTPUT DELAY (t<sub>OD</sub>)** is the time delay (in addition to Pipeline Delay) after the falling edge of CLK+ before the data update is present at the output pins.

**OVER-RANGE RECOVERY TIME** is the time required after the differential input voltages goes from ±1.2V to 0V for the converter to recover and make a conversion with its rated accuracy.

**PIPELINE DELAY (LATENCY)** is the number of input clock cycles between initiation of conversion and when that data is presented to the output driver stage. New data is available at every clock cycle, but the data lags the conversion by the Pipeline Delay plus the  $t_{\text{OD}}$ .

**POSITIVE FULL-SCALE ERROR (PFSE)** is a measure of how far the last code transition is from the ideal 1-1/2 LSB below a differential  $+V_{IN}/2$ . For the ADC08D1520 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

**POWER SUPPLY REJECTION RATIO (PSRR)** can be one of two specifications. PSRR1 (D.C. PSRR) is the ratio of the change in full-scale error that results from a power supply voltage change from 1.8V to 2.0V. PSRR2 (A.C. PSRR) is a measure of how well an a.c. signal riding upon the power supply is rejected from the output and is measured with a 248 MHz, 50 mV<sub>P-P</sub> signal riding upon the power supply. It is the ratio of the output amplitude of that signal at the output to its amplitude on the power supply pin. PSRR is expressed in dB.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

**SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD)** is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of all of the other spectral components below half the input clock frequency, including harmonics but excluding d.c.

**SPURIOUS-FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding d.c.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log 
$$\sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}$$

where

- A<sub>f1</sub> is the RMS power of the fundamental (output) frequency and A<sub>f2</sub> through A<sub>f10</sub> are the RMS power of the first 9 harmonic frequencies in the output spectrum.
- Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the input frequency seen at the output and the power in its 2nd harmonic level at the output
- Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic level at the output...



#### **Transfer Characteristic**




Figure 3. Input / Output Transfer Characteristic

## **TIMING DIAGRAMS**




Figure 4. SDR Clocking in 1:2 Demultiplexed Non-DES Mode






Figure 5. DDR Clocking in 1:2 Demultiplexed Non-DES Mode




Figure 6. DDR Clocking in Non-Demultiplexed Non-DES Mode






Figure 7. Serial Interface Timing




Figure 8. Clock Reset Timing in DDR Mode




Figure 9. Clock Reset Timing in SDR Mode with OUTEDGE Low






Figure 10. Clock Reset Timing in SDR Mode with OUTEDGE High




Figure 11. Power-on and On-Command Calibration Timing



## **Typical Performance Characteristics**

 $V_A = V_{DR} = 1.9V$ ,  $f_{CLK} = 1500$  MHz,  $f_{IN} = 748$  MHz,  $T_A = 25$ °C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.






Figure 12.




POWER CONSUMPTION vs. CLOCK FREQUENCY



1.0 +INL VS. TEMPERATURE

1.0 -0.5 -1.0 -25 0 25 50 75 100 TEMPERATURE (°C)

Figure 13.



ŭ






Figure 17.



 $V_A = V_{DR} = 1.9V$ ,  $f_{CLK} = 1500$  MHz,  $f_{IN} = 748$  MHz,  $T_A = 25$ °C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.







48 (gp) 46 44

50

42 L 1.80 **SNR** 

vs. SUPPLY VOLTAGE

**V**<sub>A</sub> (V) **Figure 22.** 

2.0





Figure 19.



CLOCK FREQUENCY

50

48

48

44

42

0


SNR


CLOCK FREQUENCY (MHz) Figure 23.


1000





 $V_A = V_{DR} = 1.9V$ ,  $f_{CLK} = 1500$  MHz,  $f_{IN} = 748$  MHz,  $T_A = 25$ °C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.





















 $V_A = V_{DR} = 1.9V$ ,  $f_{CLK} = 1500$  MHz,  $f_{IN} = 748$  MHz,  $T_A = 25$ °C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.


















 $V_A = V_{DR} = 1.9V$ ,  $f_{CLK} = 1500$  MHz,  $f_{IN} = 748$  MHz,  $T_A = 25$ °C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.





#### **FUNCTIONAL DESCRIPTION**

The ADC08D1520 is a versatile A/D Converter with an innovative architecture permitting very high speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed here and in the Applications Information Section.

While it is generally poor practice to allow an active pin to float, pins 4, 14, 52 and 127 of the ADC08D1520 are designed to be left floating without jeopardy. In all discussions for pins 4, 14, and 127, whenever a function is called by allowing these control pins to float, connecting that pin to a potential of one half the  $V_A$  supply voltage will have the same effect as allowing it to float.

#### **OVERVIEW**

The ADC08D1520 uses a calibrated folding and interpolating architecture that achieves 7.4 effective bits. The use of folding amplifiers greatly reduces the number of comparators and power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the input signal and further reducing power requirements. In addition to correcting other non-idealities, on-chip calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high performance, low power converter.

The analog input signal that is within the converter's input voltage range is digitized to eight bits at speeds of 200 MSPS to 1.7 GSPS, typical. Differential input voltages below negative full-scale will cause the output word to consist of all zeroes. Differential input voltages above positive full-scale will cause the output word to consist of all ones. Either of these conditions at either the I- or Q-channel will cause the Out of Range (OR) output to be activated. This single OR output indicates when the output code from one or both of the channels is below negative full scale or above positive full scale. When PDQ is asserted, the OR indication applies to the I channel only.

For Non-DES Modes, each converter has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demux Mode is selected, the output data rate is reduced to half the input sample rate on each bus. When Non-demux Mode is selected, the output data rate on channels DI and DQ are at the same rate as the input sample clock.

The output levels may be selected to be normal or reduced. Using reduced levels saves power but could result in erroneous data capture of some or all of the bits, especially at higher sample rates and in marginally designed systems.

www.ti.com

#### Calibration

A calibration is performed upon power-up and can also be invoked by the user upon command. Calibration trims the  $100\Omega$  analog input differential termination resistor and minimizes full-scale error, offset error, DNL and INL, resulting in maximizing SNR, THD, SINAD (SNDR) and ENOB. Internal bias currents are also set during the calibration process. All of this is true whether the calibration is performed upon power up or is performed upon command. Running the calibration is required for proper operation and to obtain the ADC's specified performance. In addition to the requirement to be run at power-up, an on-command calibration must be run whenever the sense of the FSR pin is changed. For best performance, it is recommend that an on-command calibration be run 20 seconds or more after application of power and whenever the operating temperature changes significantly, relative to the specific system performance requirements. See On-Command Calibration for more information. Calibration cannot be initiated or run while the device is in the power-down mode. See Power Down for information on the interaction between Power Down and Calibration.

In normal operation, calibration is performed just after application of power and whenever a valid calibration command is given, which may be accomplished one of two ways, via the CAL pin (30) or the Calibration register (Addr: 0h, Bit 15). The calibration command is achieved by holding the CAL pin low for at least  $t_{CAL\_L}$  clock cycles, and then holding it high for at least another  $t_{CAL\_H}$  clock cycles, as defined in the Converter Electrical Characteristics. The time taken by the calibration procedure is specified as  $t_{CAL}$  in Converter Electrical Characteristics. Holding the CAL pin high upon power up will prevent the calibration process from running until the CAL pin experiences the above-mentioned  $t_{CAL\_L}$  clock cycles followed by  $t_{CAL\_H}$  clock cycles.

CalDly (pin 127) is used to select one of two delay times that take place from the application of power to the start of calibration. This calibration delay time is dependent on the setting of the CalDly pin and is specified as t<sub>CalDly</sub> in the Converter Electrical Characteristics. These delay values allow the power supply to come up and stabilize before calibration takes place. If the PD pin is high upon power-up, the calibration delay counter will be disabled until the PD pin is brought low. Therefore, holding the PD pin high during power up will further delay the start of the power-up calibration cycle. The best setting of the CalDly pin depends upon the power-on settling time of the power supply.

#### Acquiring the Input

In 1:2 Demux Non-DES Mode, data is acquired at the falling edge of CLK+ (pin 18) and the digital equivalent of that data is available at the digital outputs 13 input clock cycles later for the DI and DQ output buses and 14 input clock cycles later for the DId and DQd output buses. See Pipeline Delay in the Converter Electrical Characteristics. There is an additional internal delay called t<sub>OD</sub> before the data is available at the outputs. See the Timing Diagrams. The ADC08D1520 will convert as long as the input clock signal is present. The fully differential comparator design and the innovative design of the sample-and-hold amplifier, together with self calibration, enables a very flat SINAD/ENOB response beyond 1.5 GHz. The ADC08D1520 output data signaling is LVDS and the output format is offset binary.

#### **Control Modes**

Much of the user control can be accomplished with several control pins that are provided. Examples include initiation of the calibration cycle, power down mode and full scale range setting. However, the ADC08D1520 also provides an Extended Control Mode whereby a serial interface is used to access register-based control of several advanced features. The Extended Control Mode is not intended to be enabled and disabled dynamically. Rather, the user is expected to employ either the Non-extended Control Mode or the Extended Control Mode at all times. When the device is in the Extended Control Mode, pin-based control of several features is replaced with register-based control and those pin-based controls are disabled. These pins are OutV (pin 3), OutEdge/DDR (pin 4), FSR (pin 14) and CalDly/DES (pin 127). See NON-EXTENDED AND EXTENDED CONTROL MODE for details on the Extended Control Mode.

#### The Analog Inputs

The ADC08D1520 must be driven with a differential input signal. Operation with a single-ended signal is not recommended. It is important that the inputs either be a.c. coupled to the inputs with the  $V_{CMO}$  (pin 7) grounded, or d.c. coupled with the  $V_{CMO}$  pin left floating. An input common mode voltage equal to the  $V_{CMO}$  output must be provided as the common mode input voltage to  $V_{IN}$ + and  $V_{IN}$ - when d.c. coupling is used.

Two full-scale range settings are provided via pin 14 (FSR). In Non-extended Control Mode, a logic high on pin 14 causes an input full-scale range setting of a normal  $V_{IN}$  input level, while a logic low on pin 14 causes an input full-scale range setting of a reduced  $V_{IN}$  input level. The full-scale range setting operates on both ADCs.

Copyright © 2008–2013, Texas Instruments Incorporated



In the Extended Control Mode, programming the Input Full-Scale Voltage Adjust register allows the input full-scale range to be adjusted as described in REGISTER DESCRIPTION and THE ANALOG INPUT.

#### Clocking

The ADC08D1520 must be driven with an a.c. coupled, differential clock signal. THE CLOCK INPUTS describes the use of the clock input pins. A differential LVDS output clock is available for use in latching the ADC output data into whatever device is used to receive the data.

The ADC08D1520 offers output clocking options: two of these options are Single Data Rate (SDR) and Double Data Rate (DDR). In SDR mode, the user has a choice of which Data Clock (DCLK) edge, rising or falling, the output data transitions on.

The ADC08D1520 also has the option to use a duty cycle corrected clock receiver as part of the input clock circuit. This feature is enabled by default and provides improved ADC clocking, especially in the Dual-Edge Sampling (DES) Mode. This circuitry allows the ADC to be clocked with a signal source having a duty cycle ratio of 20%/80% (worst case) for both the Non-DES and the DES Modes.

## **Dual-Edge Sampling**

The Dual-Edge Sampling (DES) Mode allows either of the ADC08D1520's inputs (I- or Q-channel) to be sampled by both ADCs. One ADC samples the input on the rising edge of the input clock and the other ADC samples the same input on the falling edge of the input clock. A single input is thus sampled twice per input clock cycle, resulting in an overall sample rate of twice the input clock frequency, or 3 GSPS with a 1.5 GHz input clock.

In this mode, the outputs must be carefully interleaved to reconstruct the sampled signal. If the device is programmed into the 1:4 Demux DES Mode, the data is effectively demultiplexed by 1:4. If the input clock is 1.5 GHz, the effective sampling rate is doubled to 3 GSPS and each of the 4 output buses has an output rate of 750 MHz. All data is available in parallel. To properly reconstruct the sampled waveform, the four bytes of parallel data that are output with each clock are in the following sampling order, from the earliest to the latest, and must be interleaved as such: DQd, DId, DQ, DI. Table 2 indicates what the outputs represent for the various sampling possibilities. If the device is programmed into the Non-demux DES Mode, two bytes of parallel data are output with each edge of the clock in the following sampling order, from the earliest to the latest: DQ, DI. See Table 3.

In the Non-extended Control and DES Mode of operation, only the I-channel can be sampled. In the Extended Control Mode of operation, the user can select which input is sampled.

The ADC08D1520 also includes an automatic clock phase background adjustment in DES Mode to automatically and continuously adjust the clock phase of the I- and Q-channels. This feature removes the need to adjust the clock phase setting manually and provides optimal DES Mode performance.

Table 2. Input Channel Samples Produced at Data Outputs in 1:2 Demultiplexed Mode<sup>(1)</sup>

Data Outputs		Dual-Edge Sampling (DES) Mode		
(Always sourced with respect to fall of DCLK+)	Non-DES Sampling Mode	I-Channel Selected	Q-Channel Selected (2)	
DI	I-channel sampled with fall of CLK, 13 cycles earlier.	I-channel sampled with fall of CLK, 13 cycles earlier.	Q-channel sampled with fall of CLK, 13 cycles earlier.	
Dld	I-channel sampled with fall of CLK, 14 cycles earlier.	I-channel sampled with fall of CLK, 14 cycles earlier.	Q-channel sampled with fall of CLK, 14 cycles earlier.	
DQ	Q-channel sampled with fall of CLK, 13 cycles earlier.	I-channel sampled with rise of CLK, 13.5 cycles earlier.	Q-channel sampled with rise of CLK, 13.5 cycles earlier.	
DQd	Q-channel sampled with fall of CLK, 14 cycles earlier.	I-channel sampled with rise of CLK, 14.5 cycles earlier.	Q-channel sampled with rise of CLK, 14.5 cycles earlier.	

<sup>(1)</sup> Note that, in the Non-demux Mode (DES and Non-DES Mode), the DId and DQd outputs are disabled and are high impedance.

2 Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated

<sup>(2)</sup> Note that, in DES Mode and Non-extended Control Mode, only the I-channel is sampled. In DES Mode and Extended Control Mode, the I- or Q-channel can be sampled.



#### Table 3. Input Channel Samples Produced at Data Outputs in Non-Demux Mode

Data Outputs		Dual-Edge Sampling (DES) Mode		
(Always sourced with respect to fall of DCLK+)	Non-DES Sampling Mode	I-Channel Selected	Q-Channel Selected	
DI	I-channel sampled with fall of CLK, 14 cycles earlier.	I-channel sampled with fall of CLK, 14 cycles earlier.	Q-channel sampled with fall of CLK, 13.5 cycles earlier.	
Dld	No output; high impedance.	No output; high impedance.	No output; high impedance.	
DQ	Q-channel sampled with fall of CLK, 13.5 cycles earlier.	I-channel sampled with rise of CLK, 13.5 cycles earlier.	Q-channel sampled with rise of CLK, 13.5 cycles earlier.	
DQd	No output; high impedance.	No output; high impedance.	No output; high impedance.	

## OutEdge and Demultiplex Control Setting

To help ease data capture in the Single Data Rate (SDR) mode, the output data may be caused to transition on either the positive or the negative edge of the output data clock (DCLK). In the Non-extended Control Mode, this is selected by OutEdge (pin 4). A logic high on the OutEdge input pin causes the output data to transition on the rising edge of DCLK+, while a logic low causes the output to transition on the falling edge of DCLK+. See Output Edge Synchronization. When in the Extended Control Mode, the OutEdge is selected using the OED bit in the Configuration Register. This bit has two functions. In the SDR mode, the bit functions as OutEdge and selects the DCLK edge with which the data transitions. In the Double Data Rate (DDR) mode, this bit selects whether the device is in Non-demux or Demux Mode. In the DDR case, the DCLK has a 0° phase relationship with the output data, independent of the demultiplexer selection. For 1:2 Demux DDR 0° Mode, there are four, as opposed to three cycles of CLK delay from the deassertion of DCLK\_RST to the Synchronizing Edge. See MULTIPLE ADC SYNCHRONIZATION for more information.

#### Double Data Rate and Single Data Rate

A choice of Single Data Rate (SDR) or Double Data Rate (DDR) output is offered. With SDR, the output clock (DCLK) frequency is the same as the data rate of the two output buses. With DDR, the DCLK frequency is half the data rate and data is sent to the outputs on both edges of DCLK. DDR clocking is enabled in Non-extended Control Mode by allowing pin 4 to float or by biasing it to half the supply.

#### Clocking Summary

The chip may be in one of four modes, depending on the Dual-Edge Sampling (DES) selection and the demultiplex selection. For the DES selection, there are two possibilities: Non-DES Mode and DES Mode. In Non-DES Mode, each of the channels (I-channel and Q-channel) functions independently, i.e. the chip is a dual 1.5 GSPS A/D converter. In DES Mode, the I- and Q-channels are interleaved and function together as one 3.0 GSPS A/D converter. For the demultiplex selection, there are also two possibilities: Demux Mode and Non-Demux Mode. The I-channel has two 8-bit output busses associated with it: DI and DId. The Q-channel also has two 8-bit output busses associated with it: DQ and DQd. In Demux Mode, the channel is demultiplexed by 1:2. In Non-Demux Mode, the channel is not demultiplexed. Note that Non-Demux Mode is also sometimes referred to as 1:1 Demux Mode. For example, if the I-channel was in Non-Demux Mode, the corresponding digital output data would be available on both the DI bus. If the I-channel was in Demux Mode, the corresponding digital output data would be available on both the DI and DId busses, but at half the rate of Non-Demux Mode.

Given that there are two DES Mode selections (DES Mode and Non-DES Mode) and two demultiplex selections (Demux Mode and Non-Demux Mode), this yields a total of four possible modes: (1) Non-Demux Non-DES Mode, (2) Non-Demux DES Mode, (3) 1:2 Demux Non-DES Mode, and (4) 1:4 Demux DES Mode. The following is a brief explanation of the terms and modes:

1. Non-Demux Non-DES Mode: This mode is when the chip is in Non-Demux Mode and Non-DES Mode. The I-and Q- channels function independently of one another. The digital output data is available for the I-channel on DI, and for the Q-channel on DQ.



- Non-Demux DES Mode: This mode is when the chip is in Non-Demux Mode and DES Mode. The I- and Q-channels are interleaved and function together as one channel. The digital output data is available on the DI and DQ busses because although the chip is in Non-Demux Mode, both I- and Q-channels are functioning and passing data.
- 3. 1:2 Demux Non-DES Mode: This mode is when the chip is in Demux Mode and Non-DES Mode. The I- and Q- channels function independently of one another. The digital output data is available for the I-channel on DI and DId, and for the Q-channel on DQ and DQd. This is because each channel (I-channel and Q-channel) is providing digital data in a demultiplexed manner.
- 4. 1:4 Demux DES Mode: This mode is when the chip is in Demux Mode and DES Mode. The I- and Q-channels are interleaved and function together as one channel. The digital output data is available on the DI, DId, DQ and DQd busses because although the chip is in Demux Mode, both I- and Q-channels are functioning and passing data. To avoid confusion, this mode is labeled 1:4 because the analog input signal is provided on one channel and the digital output data is provided on four busses.

The choice of Dual Data Rate (DDR) and Single Data Rate (SDR) will only affect the speed of the output Data Clock (DCLK). Once the DES Modes and Demux Modes have been chosen, the data output rate is also fixed. In the case of SDR, the DCLK runs at the same rate as the output data; output data may transition with either the rising or falling edge of DCLK. In the case of DDR, the DCLK runs at half the rate of the output data; the output data transitions on both rising and falling edges of the DCLK.

#### The LVDS Outputs

The Data, Out Of Range (OR+/-), and Data Clock (DCLK+/-) outputs are LVDS. The electrical specifications of the LVDS outputs are compatible with typical LVDS receivers available on ASIC and FPGA chips; but they are not IEEE or ANSI communications standards compliant due to the low +1.9V supply used on this chip. The user is given the choice of a lower signal amplitude via the OutV control pin or the OV control register bit. For short LVDS lines and low noise systems, satisfactory performance may be realized with the OutV input low, which results in lower power consumption. If the LVDS lines are long and/or the system in which the ADC08D1520 is used is noisy, it may be necessary to tie the OutV pin high.

The LVDS data outputs have a typical common mode voltage of 800 mV when the  $V_{BG}$  pin is unconnected and floating. If a higher common mode is required, this common mode voltage can be increased to 1175 mV by tying the  $V_{BG}$  pin to  $V_{A}$ .

**IMPORTANT NOTE:** Tying the  $V_{BG}$  pin to  $V_{A}$  will also increase the differential LVDS output voltage by up to 40mV.

#### **Power Down**

The ADC08D1520 is in the active state when the Power Down pin (PD) is low. When the PD pin is high, the device is in the power down mode. In this mode, the data output pins (both positive and negative) are put into a high impedance state and the device's power consumption is reduced to a minimal level.

A logic high on the Power Down Q-channel (PDQ) pin will power down the Q-channel and leave the I-channel active. There is no provision to power down the I-channel independently of the Q-channel. Upon return to normal operation, the pipeline will contain meaningless information.

If the PD input is brought high while a calibration is running, the device will not go into power down until the calibration sequence is complete. However, if power is applied and PD is already high, the device will not begin the calibration sequence until PD is brought low. If a manual calibration is requested while the device is powered down, the calibration will not take place at all. That is, the manual calibration input is completely ignored in the power down state. Calibration will function with the Q-channel powered down, but that channel will not be calibrated if PDQ is high. If the Q-channel is subsequently to be used, it is necessary to perform a calibration after PDQ is brought low.



#### NON-EXTENDED AND EXTENDED CONTROL MODE

The ADC08D1520 may be operated in one of two control modes: Non-extended Control Mode or Extended Control Mode. In the simpler Non-extended Control Mode, the user affects available configuration and control of the device through several control pins. The Extended Control Mode provides additional configuration and control options through a serial interface and a set of 9 registers. Extended Control Mode is selected by setting pin 41 to logic low. If pin 41 is floating and pin 52 is floating or logic high, pin 14 can alternately be used to enable the Extended Control Mode. The choice of control modes is required to be a fixed selection and is not intended to be switched dynamically while the device is operational.

Table 4 shows how several of the device features are affected by the control mode chosen.

**Table 4. Features and Modes** 

Feature	Non-Extended Control Mode	Extended Control Mode
SDR or DDR Clocking	Selected with pin 4	Selected with nDE in the Configuration Register (Addr-1h; bit-10).
DDR Clock Phase	Not Selectable (0° Phase Only)	Selected with DCP in the Configuration Register (Addr-1h; bit-11).
SDR Data transitions with rising or falling DCLK edge	SDR Data transitions with rising edge of DCLK+ when pin 4 is logic high and on falling edge when low.	Selected with OED in the Configuration Register (Addr-1h; bit-8).
LVDS output level	Normal differential data and DCLK amplitude selected when pin 3 is logic high and reduced amplitude selected when low.	Selected with OV in the Configuration Register (Addr-1h; bit-9).
Power-On Calibration Delay	Short delay selected when pin 127 is logic low and longer delay selected when high.	Short delay only.
Full-Scale Range	Normal input full-scale range selected when pin 14 is logic high and reduced range when low. Selected range applies to both channels.	Up to 512 step adjustments over a nominal range specified in REGISTER DESCRIPTION. Separate range selected for I- and Q-channels. Selected using Full Range Registers (Addr-3h and Bh; bit-7 through 15).
Input Offset Adjust	Not possible	512 steps of adjustment using the Input Offset register specified in REGISTER DESCRIPTION for each channel using Input Offset Registers (Addr-2h and Ah; bit-7 thru 15).
Dual Edge Sampling Selection	Enabled with pin 127 floating or tied to half the supply	Enabled by programming DEN in the Extended Configuration Register (Addr-9h; bit-13).
Dual Edge Sampling Input Channel Selection	Only I-channel Input can be used	Either I- or Q-channel input may be sampled by both ADCs.
Test Pattern	Not possible	A test pattern can be made present at the data outputs by setting TPO to 1b in Extended Configuration Register (Addr-9h; bit-15).
Resistor Trim Disable	Not possible	The DCLK outputs will continuously be present when RTD is set to 1b in Extended Configuration Register (Addr-9h; bit-14 to 7).
Selectable Output Demultiplexer	Not possible	If the device is set in DDR, the output can be programmed to be non-demultiplexed. When OED in Configuration Register is set 1b (Addr-1h; bit-8), this selects non-demultiplex. If OED is set 0b, this selects 1:2 demultiplex.
Second DCLK Output	Not possible	The OR outputs can be programmed to become a second DCLK output when nSD is set 0b in Configuration Register (Addr-1h; bit-13).
Sampling Clock Phase Adjust	Not possible	The sampling clock phase can be manually adjusted through the Coarse and Intermediate Register (Addr-Fh; bit-15 to 7) and Fine Register (Addr-Eh; bit-15 to 8).

The default state of the Extended Control Mode is set upon power-on reset (internally performed by the device) and is shown in Table 5.



# Table 5. Extended Control Mode Operation (Pin 41 Logic Low or Pin 52 Logic High or Floating and Pin 14 Floating or $V_A/2$ )

Feature	Extended Control Mode Default State
SDR or DDR Clocking	DDR Clocking
DDR Clock Phase	Data changes with DCLK edge (0° phase)
LVDS Output Amplitude	Normal amplitude (See V <sub>OD</sub> in Converter Electrical Characteristics)
Calibration Delay	Short Delay (See t <sub>CalDly</sub> in Converter Electrical Characteristics)
Full-Scale Range	Normal range for both channels (See V <sub>IN</sub> in Converter Electrical Characteristics)
Input Offset Adjust	No adjustment for either channel
Dual Edge Sampling (DES)	Not enabled
Test Pattern	Not present at output
Resistor Trim Disable	Trim enabled, DCLK not continuously present at output
Selectable Output Demultiplexer	1:2 Demultiplex
Second DCLK Output	Not present, pin 79 and 80 function as OR+ and OR-, respectively
Sampling Clock Phase Adjust	No adjustment for fine, intermediate or coarse

#### THE SERIAL INTERFACE

**IMPORTANT NOTE:** During the initial write using the serial interface, all nine registers must be written with desired or default values. Subsequent writes to single registers are allowed.

The 3-pin serial interface is enabled only when the device is in the Extended Control Mode. The pins of this interface are Serial Clock (SCLK), Serial Data (SDATA) and Serial Interface Chip Select (SCS). Nine write only registers are accessible through this serial interface.

**SCS**: This signal should be asserted low while accessing a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.

**SCLK**: Serial data input is accepted at the rising edge of this signal. There is no minimum frequency requirement for SCLK.

**SDATA:** Each register access requires a specific 32-bit pattern at this input. This pattern consists of a header, register address and register value. The data is shifted in MSB first. Setup and hold times with respect to the SCLK must be observed.

Each Register access consists of 32 bits, as shown in Figure 7 of the Timing Diagrams. The fixed header pattern is 0000 0000 0001 (eleven zeros followed by a 1). The loading sequence is such that a "0" is loaded first. These 12 bits form the header. The next 4 bits are the address of the register that is to be written to and the last 16 bits are the data written to the addressed register. The addresses of the various registers are indicated in Table 6.

Refer to REGISTER DESCRIPTION for information on the data to be written to the registers.

<u>Subs</u>equent register accesses may be performed immediately, starting with the 33rd SCLK. This means that the <u>SCS</u> input does not have to be de-asserted and asserted again between register addresses. It is possible, although not recommended, to keep the <u>SCS</u> input permanently enabled (logic low) when using Extended Control Mode.

Control register contents are retained when the device is put into power-down mode.

**IMPORTANT NOTE:** Do not write to the Serial Interface when calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated correctly. Programming the serial registers will also reduce dynamic performance of the ADC for the duration of the register access time.



#### **Table 6. Register Addresses**

				7. Rogioto: 7taaroocoo	
				4-Bit Address	
		A	3 loaded after I	Loading Sequence: Fixed Header pattern, A0 loaded last	
А3	A2	A1	A0	Hex	Register Addressed
0	0	0	0	0h	Calibration
0	0	0	1	1h	Configuration
0	0	1	0	2h	I-channel Offset
0	0	1	1	3h	I-channel Full-Scale Voltage Adjust
0	1	0	0	4h	Reserved
0	1	0	1	5h	Reserved
0	1	1	0	6h	Reserved
0	1	1	1	7h	Reserved
1	0	0	0	8h	Reserved
1	0	0	1	9h	Extended Configuration
1	0	1	0	Ah	Q-channel Offset
1	0	1	1	Bh	Q-channel Full-Scale Voltage Adjust
1	1	0	0	Ch	Reserved
1	1	0	1	Dh	Reserved
1	1	1	0	Eh	Sampling Clock Phase Fine Adjust
1	1	1	1	Fh	Sample Clock Phase Intermediate and Coarse Adjust

### **REGISTER DESCRIPTION**

Nine write-only registers provide several control and configuration options in the Extended Control Mode. These registers have no effect when the device is in the Non-extended Control Mode. Each register description below also shows the Power-On Reset (POR) state of each control bit.



### **Table 7. Calibration Register**

Addr: 0h (0000b)													Wri	te only (0	0x7FFF)
								T	T		T	T	T		
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CAL	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	CAL: Calibration Enable. When this bit is set 1b, an on-command calibration cycle is initiated. This function is exactly the same as issuing an on-command calibration using the CAL pin. This bit is OR'd with the CAL pin (30).  POR State: 0b
Bits 14:0	Must be set to 1b

### **Table 8. Configuration Register**

Addr: 1	Addr: 1h (0001b)												Writ	e only (0	xB2FF)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	nSD	DCS	DCP	nDE	OV	OED	1	1	1	1	1	1	1	1

Bit 15	Must be set to 1b
Bit 14	Must be set to 0b
Bit 13	nSD: Second DCLK Output. When this bit is 1b, the device only has one DCLK output and one OR output. When this output is 0b, the device has two identical DCLK outputs and no OR output.
	POR State: 1b
Bit 12	DCS: Duty Cycle Stabilizer. When this bit is set to 1b, a duty cycle stabilization circuit is applied to the clock input. When this bit is set to 0b the stabilization circuit is disabled.
	POR State: 1b
Bit 11	DCP: DDR Clock Phase. This bit only has an effect in the DDR mode. When this bit is set to 0b, the DCLK edges are time-aligned with the data bus edges ("0° Phase"). When this bit is set to 1b, the DCLK edges are placed in the middle of the data bit-cells ("90° Phase"), using the one-half speed DCLK shown in Figure 5 as the phase reference.
	POR State: 0b
Bit 10	nDE: DDR Enable. When this bit is set to 0b, data bus clocking follows the DDR mode whereby a data word is output with each rising and falling edge of DCLK. When this bit is set to a 1b, data bus clocking follows the SDR mode whereby each data word is output with either the rising or falling edge of DCLK, as determined by the OutEdge bit.
	POR State: 0b
Bit 9	OV: Output Voltage. This bit determines the LVDS outputs' voltage amplitude and has the same function as the OutV pin that is used in the Non-extended Control Mode. When this bit is set to 1b, the normal output amplitude is used. When this bit is set to 0b, the reduced output amplitude is used. See V <sub>OD</sub> in Converter Electrical Characteristics.
	POR State: 1b
Bit 8	OED: Output Edge and Demultiplex Control. This bit has two functions. When the device is in SDR mode, this bit selects the DCLK edge with which the data words transition and has the same effect as the OutEdge pin in the Non-extended Control Mode. When this bit is set to 1b, the data outputs change with the rising edge of DCLK+. When this bit is set to 0b, the data output changes with the falling edge of DCLK+. When the device is in DDR mode, this bit selects the Non-demultiplexed Mode when set to 1b. When the bit set to 0b, the device is programmed into the Demultiplexed Mode. If the device is in DDR and Non-Demultiplexed Mode, then the DCLK has a 0° phase relationship with the data; it is not possible to select the 90° phase relationship.
	POR State: 0b
Bits 7:0	Must be set to 1b

**IMPORTANT NOTE:** It is recommended that this register should only be written upon power-up initialization as writing it may cause disturbance on the DCLK output as this signal's basic configuration is changed.

www.ti.com

### Table 9. I-Channel Offset

Addr: 2h (0010b)												Wri	te only (	0x007F)	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(M	(MSB) Offset Value			(LS	SB)	Sign	1	1	1	1	1	1	1		

Bits 15:8	Offset Value. The input offset of the I-channel ADC is adjusted linearly and monotonically by the value in this field. 00h provides a nominal value of zero offset, while FFh provides a nominal value of 45 mV of offset. Thus, each code step provides 0.176 mV of offset.
	POR State: 0000 0000 b
Bit 7	Sign bit. 0b gives positive offset, 1b gives negative offset, resulting in total offset adjustment of ±45 mV.
	POR State: 0b
Bit 6:0	Must be set to 1b

# Table 10. I-Channel Full-Scale Voltage Adjust

Addr: 3h (0011b)							in-ocaic		9-11-7			Wri	te only (	0x807F)	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(MSB)		Adjust Value							1	1	1	1	1	1	1
Bit 15:7								put full-sc The adjus							

	monotonically with a 9 bit data value.	ue. The adjustment range is ±20% of the nominal 700 mV <sub>P-P</sub> differential								
	0000 0000 0	560mV <sub>P-P</sub>								
	1000 0000 0 Default Value	700mV <sub>P-P</sub>								
	1111 1111 1	840mV <sub>P-P</sub>								
	1110 0000 0b, i.e., limit the amount	For best performance, it is recommended that the value in this field be limited to the range of 0110 0000 0b 1110 0000 0b, i.e., limit the amount of adjustment to ±15%. The remaining ±5% headroom allows for the ADC own full scale variation. A gain adjustment does not require ADC re-calibration.								
	POR State: 1000 0000 0b (no adjust	tment)								
Bits 6:0	Must be set to 1b									

Product Folder Links: ADC08D1520



# **Table 11. Extended Configuration Register**

Addr: 9h (1001b)												Wri	te only (	0x03FF)	
											Ĭ.				Ĭ.
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
TPO	RTD	DEN	IS	0	DLF	1	1	1	1	1	1	1	1	1	1

Bit 15	TPO: Test Pattern Output. When this bit is set 1b, the ADC is disengaged and a test pattern generator is connected to the outputs including OR. This test pattern will work with the device in the SDR, DDR and the Non-demux Modes (DES and Non-DES).
	POR State: 0b
Bit 14	RTD: Resistor Trim Disable. When this bit is set to 1b, the input termination resistor is not trimmed during the calibration cycle and the DCLK output remains enabled. Note that the ADC is calibrated regardless of this setting.
	POR State: 0b
Bit 13	DEN: DES Enable. Setting this bit to 1b enables the Dual Edge Sampling Mode. In this mode, the ADCs in this device are used to sample and convert the same analog input in a time-interleaved manner, accomplishing a sample rate of twice the input clock rate. When this bit is set to 0b, the device operates in the Non-DES Modes.
	POR State: 0b
Bit 12	IS: Input Select. When this bit is set to 0b the I-channel is operated upon by both ADCs. When this bit is set to 1b the Q-channel is operated on by both ADCs.
	POR State: 0b
Bit 11	Must be set to 0b
Bit 10	DLF: DES Low Frequency. When this bit is set 1b, the dynamic performance of the device is improved when the input clock is less than 900 MHz.
	POR State: 0b
Bits 9:0	Must be set to 1b

### Table 12. Q-Channel Offset

Addr: Ah (1010b)													Wri	te only (	0x007F)
D15 D14 D13 D12 D11 D10 D9 D8									D6	D5	D4	D3	D2	D1	D0
_	SB)	Offset Value				SB)	D7 Sign	1	1	1	1	1	1	1	
D:: 45.0	,						,								

Bit 15:8	Offset Value. The input offset of the Q-channel ADC is adjusted linearly and monotonically by the value in this field. 00h provides a nominal zero offset, while FFh provides a nominal 45 mV of offset. Thus, each code step provides about 0.176 mV of offset.
	POR State: 0000 0000 b
Bit 7	Sign bit. 0b gives positive offset, 1b gives negative offset.
	POR State: 0b
Bit 6:0	Must be set to 1b

Product Folder Links: ADC08D1520

40



### Table 13. Q-Channel Full-Scale Voltage Adjust

Addr: Bh (1011b)											Wri	te only (	0x807F)		
		1		1			ı		1						
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(MSB) Adjust Value (LS			SB)	1	1	1	1	1	1	1					

Bit 15:7	Full Scale Voltage Adjust Value. The input full-scale voltage or gain of the Q-channel ADC is adjusted linearly and monotonically with a 9 bit data value. The adjustment range is ±20% of the nominal 700 mV <sub>P-P</sub> differential value.						
	0000 0000 0	560 mV <sub>P-P</sub>					
	1000 0000 0	700 mV <sub>P-P</sub>					
	1111 1111 1	840 mV <sub>P-P</sub>					
	For best performance, it is recommended that the value in this field be limited to the range of 0110 0000 0b to 1110 0000 0b, i.e., limit the amount of adjustment to ±15%. The remaining ±5% headroom allows for the ADC's own full scale variation. A gain adjustment does not require ADC re-calibration.						
	POR State: 1000 0000 0b (no adjustment)						
Bits 6:0	Must be set to 1b						

### **Table 14. Sample Clock Phase Fine Adjust**

Addr: E	Addr: Eh (1110b)												Wri	te only (	0x00FF)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(MS	SB)		Fine Pha	se Adjus	t	(LS	SB)	1	1	1	1	1	1	1	1

	Fine Phase Adjust. The phase of the ADC sampling clock is adjusted linearly and monotonically by the value in this field. 00h provides a nominal zero phase adjustment, while FFh provides a nominal 50 ps of delay. Thus, each code step provides about 0.2 ps of delay. POR State: 0000 0000b
Bits 7:0	Must be set to 1b

### Table 15. Sample Clock Phase Intermediate/Coarse Adjust

Add	Addr: Fh (1111b)												Wri	te only (	0x007F)	
D'	15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
PC	DL	(M	SB)	Coars	e Phase	Adjust	IF	PA	(LSB)	1	1	1	1	1	1	1

Bit 15	Polarity Select. When this bit is selected, the polarity of the ADC sampling clock is inverted. POR State: 0b
Bits 14:10	Coarse Phase Adjust. Each code value in this field delays the sample clock by approximately 65 ps. A value of 00000b in this field causes zero adjustment. POR State: 00000b
Bits 9:7	Intermediate Phase Adjust. Each code value in this field delays the sample clock by approximately 11 ps. A value of 000b in this field causes zero adjustment. Maximum combined adjustment using Coarse Phase Adjust and Intermediate Phase adjust is approximately 2.1ns.  POR State: 000b
Bits 6:0	Must be set to 1b

### **Clock Phase Adjust**

This is a feature intended to help the system designer remove small imbalances in clock distribution traces at the board level when multiple ADCs are used. However, enabling this feature will reduce the dynamic performance (ENOB, SNR, SFDR) some finite amount. The amount of degradation increases with the amount of adjustment applied. The user is strongly advised to (a) use the minimal amount of adjustment; and (b) verify the net benefit of this feature in his system before relying on it.



### **DCLK Output During Register Programming**

When programming the Configuration register, the DCLK output may be disrupted and is invalid. The DCLK output is not valid until the register data has not been completely shifted and latched into the register and the register is in a known programmed state. To minimize disrupting the DCLK output, it is recommend that the Configuration Register only be programmed when necessary. For example, if a user wishes to enable the test pattern, only the Test Pattern register should be programmed. A user should avoid developing software routines which program all the registers when the data contents of only one register is being modified.

#### MULTIPLE ADC SYNCHRONIZATION

The ADC08D1520 has the capability to precisely reset its sampling clock input to DCLK output relationship as determined by the user-supplied DCLK\_RST pulse. This allows multiple ADCs in a system to have their DCLK (and data) outputs transition at the same time with respect to the shared CLK input that all the ADCs use for sampling.

The DCLK\_RST signal must observe some timing requirements that are shown in Figure 8, Figure 9 and Figure 10 of the Timing Diagrams. The DCLK\_RST pulse must be of a minimum width and its deassertion edge must observe setup and hold times with respect to the CLK input rising edge. These timing specifications are listed as t<sub>PWR</sub>, t<sub>RS</sub> and t<sub>RH</sub> in the Converter Electrical Characteristics.

The DCLK\_RST signal can be asserted asynchronously to the input clock. If DCLK\_RST is asserted, the DCLK output is held in a designated state. The state in which DCLK is held during the reset period is determined by the mode of operation (SDR or DDR) and the setting of the Output Edge configuration pin or bit. (Refer to Figure 8, Figure 9 and Figure 10 for the DCLK reset state conditions). Therefore, depending upon when the DCLK\_RST signal is asserted, there may be a narrow pulse on the DCLK line during this reset event. When the DCLK\_RST signal is de-asserted in synchronization with the CLK rising edge, there are three or four CLK cycles of systematic delay and the next CLK falling edge synchronizes the DCLK output with those of other ADC08D1520s in the system. The DCLK output is enabled again after a constant delay (relative to the input clock frequency) which is equal to the CLK input to DCLK output delay (t<sub>OD</sub>). The device always exhibits this delay characteristic in normal operation. The user has the option of using a single-ended DCLK\_RST signal, but a differential DCLK\_RST is strongly recommended due to its superior timing specifications.

As shown in Figure 8, Figure 9, and Figure 10 of the Timing Diagrams, there is a delay from the deassertion of DCLK\_RST to the reappearance of DCLK, which is equal to several CLK cycles of delay plus t<sub>OD</sub>. Note that the deassertion of DCLK\_RST is not latched in until the next falling edge of CLK. For 1:2 Demux 0° Mode, there are four CLK cycles of delay; for all other modes, there are three CLK cycles of delay.

If the device is not programmed to allow DCLK to run continuously, DCLK will become inactive during a calibration cycle. Therefore, it is strongly recommended that DCLK only be used as a data capture clock and not as a system clock.

The DCLK\_RST pin should NOT be brought high while the calibration process is running (while CalRun is high). Doing so could cause a glitch in the digital circuitry, resulting in corruption and invalidation of the calibration.

2 S



#### **ADC TEST PATTERN**

To aid in system debug, the ADC08D1520 has the capability of providing a test pattern at the four output ports completely independent of the input signal. The ADC is disengaged and a test pattern generator is connected to the outputs, including OR+/-. The test pattern output is the same in DES Mode and Non-DES Mode. Each port is given a unique 8-bit word, alternating between 1's and 0's as described in the Table 16 and Table 17.

Table 16. Test Pattern by Output Port in 1:2 Demultiplex Mode

Time	Qd	ld	Q	I	OR	Comments
T0	01h	02h	03h	04h	0	
T1	FEh	FDh	FCh	FBh	1	
T2	01h	02h	03h	04h	0	Pattern Sequence n
Т3	FEh	FDh	FCh	FBh	1	"
T4	01h	02h	03h	04h	0	
T5	01h	02h	03h	04h	0	
T6	FEh	FDh	FCh	FBh	1	
T7	01h	02h	03h	04h	0	Pattern Sequence n+1
T8	FEh	FDh	FCh	FBh	1	
Т9	01h	02h	03h	04h	0	
T10	01h	02h	03h	04h	0	Pattern Sequence
T11						n+2

With the part programmed into the Non-demultiplex Mode, the test pattern's order will be as described in Table 17.

Table 17. Test Pattern by Output Port in Non-demultiplex Mode

Time	Q	I	OR	Comments				
T0	01h	02h	0					
T1	FEh	FDh	1	]				
T2	01h	02h	0					
T3	01h	02h	0					
T4	FEh	FDh	1	Pattern Sequence				
T5	FEh	FDh	1	n				
T6	01h	02h	0	1				
T7	01h	02h	0					
T8	FEh	FDh	1					
Т9	01h	02h	0					
T10	01h	02h	0					
T11	FEh	FDh	1					
T12	01h	02h	0	Pattern Sequence				
T13	01h	02h	0	n+1				
T14	FEh	FDh	1					
T15								

Depending upon how it is initiated, the I- and the Q- channels' test patterns may or may not be synchronized. Either I and Id or Q and Qd patterns may be behind by one DCLK.

To ensure that the test pattern starts synchronously in each port, set DCLK\_RST while writing the Test Pattern Output bit in the Extended Configuration Register. The pattern appears at the data output ports when DCLK\_RST is cleared low. The test pattern will work at speed and with the device in the SDR, DDR and the Non-demux Modes (DES and Non-DES).

Copyright © 2008–2013, Texas Instruments Incorporated



### **Applications Information**

#### THE REFERENCE VOLTAGE

The reference voltage for the ADC08D1520 is derived from a 1.254V bandgap reference, a buffered version of which, is made available at  $V_{BG}$  (pin 31) for the user.

This output has an output current capability of  $\pm 100~\mu A$  and should be buffered if more current than this is required.

The internal bandgap-derived reference voltage has a nominal value of  $V_{\text{IN}}$ , as determined by the FSR pin and described in The Analog Inputs.

There is no provision for the use of an external reference voltage, but the full-scale input voltage can be adjusted through a Configuration Register in the Extended Control Mode, as explained in NON-EXTENDED AND EXTENDED CONTROL MODE.

Differential input signals up to the chosen full-scale level will be digitized to 8 bits. Signal excursions beyond the full-scale range will be clipped at the output. These large signal excursions will also activate the OR output for the time that the signal is out of range. See Out Of Range Indication.

One extra feature of the  $V_{BG}$  pin is that it can be used to raise the common mode voltage level of the LVDS outputs. The output offset voltage ( $V_{OS}$ ) is typically 800 mV when the  $V_{BG}$  pin is used as an output or left floating. To raise the LVDS offset voltage to the typical value, the  $V_{BG}$  pin can be connected directly to the supply rail.

#### THE ANALOG INPUT

The analog input is differential and the signal source may be a.c. or d.c. coupled. In the Non-extended Control Mode, the full-scale input range is selected using the FSR pin as specified in the Converter Electrical Characteristics. In the Extended Control Mode, the full-scale input range is selected by programming the Full-Scale Voltage Adjust register through the Serial Interface. For best performance when adjusting the input full-scale range in the Extended Control Mode, refer to REGISTER DESCRIPTION for guidelines on limiting the amount of adjustment.

Table 18 gives the input to output relationship with the FSR pin high when the Non-extended Control Mode is used. With the FSR pin grounded, the millivolt values in Table 18 are reduced to 75% of the values indicated. In the Extended Control Mode, these values will be determined by the full scale range and offset settings in the Control Registers.

Table 18. Differential Input To Output Relationship (Non-Extended Control Mode, FSR High)

V <sub>IN</sub> +	V <sub>IN</sub> -	Output Code
V <sub>CM</sub> - 217.5 mV	V <sub>CM</sub> + 217.5 mV	0000 0000
V <sub>CM</sub> - 109 mV	V <sub>CM</sub> + 109 mV	0100 0000
V <sub>CM</sub>	V <sub>CM</sub>	0111 1111 / 1000 0000
V <sub>CM</sub> + 109 mV	V <sub>CM</sub> −109 mV	1100 0000
V <sub>CM</sub> + 217.5 mV	V <sub>CM</sub> - 217.5 mV	1111 1111

The buffered analog inputs simplify the task of driving these inputs so that the RC pole which is generally used at sampling ADC inputs is not required. If the user desires to place an amplifier circuit before the ADC, care should be taken in choosing an amplifier with adequate noise and distortion performance, and adequate gain at the frequencies used for the application.

Note that a precise d.c. common mode voltage must be present at the ADC inputs. This common mode voltage,  $V_{CMO}$ , is provided on-chip when a.c. input coupling is used and the input signal is a.c. coupled to the ADC.

When the inputs are a.c. coupled, the  $V_{CMO}$  output *must* be grounded, as shown in Figure 38. This causes the on-chip  $V_{CMO}$  voltage to be connected to the inputs through on-chip 50 k $\Omega$  resistors.

**IMPORTANT NOTE:** An analog input channel that is not used (e.g. in DES Mode) should be connected to a.c. ground (i.e., capacitors to ground) when the inputs are a.c. coupled. Do not connect an unused analog input directly to ground.






Figure 38. V<sub>CMO</sub> Drive for A.C. Coupled Differential Input

When the d.c. coupled mode is used, a common mode voltage must be provided at the differential inputs. This common mode voltage should track the  $V_{CMO}$  output pin. Note that the  $V_{CMO}$  output potential will change with temperature. The common mode output of the driving device should track this change.

**IMPORTANT NOTE:** An analog input channel that is not used (e.g. in DES Mode) should be tied to the  $V_{CMO}$  voltage when the inputs are d.c. coupled. Do not connect unused analog inputs to ground.

Full-scale distortion performance falls off rapidly as the input common mode voltage deviates from  $V_{CMO}$ . This is a direct result of using a very low supply voltage to minimize power. Keep the input common voltage within 50 mV of  $V_{CMO}$ .

Performance is as good in the d.c. coupled mode as it is in the a.c. coupled mode, provided the input common mode voltage at both analog inputs remains within 50 mV of V<sub>CMO</sub>.

### Single-Ended Input Signals

There is no provision for the ADC08D1520 to adequately process single-ended input signals. The best way to handle single-ended signals is to convert them to differential signals before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-connected transformer, as shown in Figure 39.




Figure 39. Single-Ended to Differential Signal Conversion Using a Balun

Figure 39 is a generic depiction of a single-ended to differential signal conversion using a balun. The circuitry specific to the balun will depend upon the type of balun selected and the overall board layout. It is recommended that the system designer contact the manufacturer of the balun in order to aid in designing the best performing single-ended to differential conversion circuit.

When selecting a balun, it is important to understand the input architecture of the ADC. There are specific balun parameters, of which the system designer should be mindful. The impedance of the analog source should be matched to the ADC08D1520's on-chip  $100\Omega$  differential input termination resistor. The range of this termination resistor is described in the Converter Electrical Characteristics as the specification  $R_{\text{IN}}$ .



Also, the phase and amplitude balance are important. The lowest possible phase and amplitude imbalance is desired when selecting a balun. The phase imbalance should be no more than  $\pm 2.5^{\circ}$  and the amplitude imbalance should be limited to less than 1dB at the desired input frequency range. Finally, when selecting a balun, the VSWR (Voltage Standing Wave Ratio), bandwidth and insertion loss of the balun should also be considered. The VSWR aids in determining the overall transmission line termination capability of the balun when interfacing to the ADC input. The insertion loss should be considered so that the signal at the balun output is within the specified input range of the ADC; see  $V_{IN}$  in the Converter Electrical Characteristics.

### **D.C. Coupled Input Signals**

When d.c. coupling to the ADC08D1520 analog inputs, single-ended to differential conversion may be easily accomplished with the LMH6555, as shown in Figure 40. In such applications, the LMH6555 performs the task of single-ended to differential conversion while delivering low distortion and noise, as well as output balance, that supports the operation of the ADC08D1520. Connecting the ADC08D1520  $V_{CMO}$  pin to the  $V_{CM\_REF}$  pin of the LMH6555, via an appropriate buffer, will ensure that the common mode input voltage meets the requirements for optimum performance of the ADC08D1520. The LMV321 was chosen to buffer  $V_{CMD}$  for its low voltage operation and reasonable offset voltage.

The output current from the ADC08D1520  $V_{CMO}$  pin should be limited to 100  $\mu$ A.




Figure 40. Example of Using LM6555 for D.C. Coupled Input

In Figure 40,  $R_{ADJ-}$  and  $R_{ADJ+}$  are used to adjust the differential offset that can be measured at the ADC inputs  $V_{IN+}$  and  $V_{IN-}$  with the LMH6555's input terminated to ground as shown, but not driven and with no  $R_{ADJ}$  resistors present. An unadjusted positive offset with reference to  $V_{IN-}$  greater than |15mV| should be reduced with a resistor in the  $R_{ADJ-}$  position. Likewise, an unadjusted negative offset with reference to  $V_{IN-}$  greater than |15mV| should be reduced with a resistor in the  $R_{ADJ+}$  position. Table 19 gives suggested  $R_{ADJ-}$  and  $R_{ADJ+}$  values for various unadjusted differential offsets to bring the  $V_{IN+}$  and  $V_{IN-}$  offset back to within |15mV|.

 Unadjusted Offset Reading
 Resistor Value

 0mV to 10mV
 no resistor needed

 11mV to 30mV
 20.0kΩ

 31mV to 50mV
 10.0kΩ

 51mV to 70mV
 6.81kΩ

 71mV to 90mV
 4.75kΩ

 91mV to 110mV
 3.92kΩ

Table 19. Resistor Values for Offset Adjustment

# Out Of Range Indication

When the conversion result is clipped, the Out of Range (OR) output is activated such that OR+ goes high and OR- goes low. This output is active as long as accurate data on either or both of the buses would be outside the range of 00h to FFh. When the device is programmed to provide a second DCLK output, the OR signals become DCLK2. Refer to REGISTER DESCRIPTION.



#### Full-Scale Input Range

As with all A/D Converters, the input range is determined by the value of the ADC's reference voltage. The reference voltage of the ADC08D1520 is derived from an internal band-gap reference. The FSR pin controls the effective reference voltage of the ADC08D1520 such that the differential full-scale input range at the analog inputs is a normal amplitude with the FSR pin high, or a reduced amplitude with FSR pin low; see  $V_{IN}$  in the Converter Electrical Characteristics. The best SNR is obtained with FSR high, but better distortion and SFDR are obtained with the FSR pin low. The LMH6555 of Figure 40 is suitable for any Full Scale Range.

#### THE CLOCK INPUTS

The ADC08D1520 has differential LVDS clock inputs, CLK+ and CLK-, which must be driven with an a.c. coupled, differential clock signal. Although the ADC08D1520 is tested and its performance is guaranteed with a differential 1.5 GHz clock, it will typically function well with input clock frequency range; see  $f_{CLK}(min)$  and  $f_{CLK}(max)$  in the Converter Electrical Characteristics. The clock inputs are internally terminated and biased. The input clock signal must be capacitively coupled to the clock pins as indicated in Figure 41.

Operation up to the sample rates indicated in the Converter Electrical Characteristics is typically possible if the maximum ambient temperatures indicated are not exceeded. Operating at higher sample rates than indicated for the given ambient temperature may result in reduced device reliability and product lifetime. This is because of the higher power consumption and die temperatures at high sample rates. Important also for reliability is proper thermal management. See Thermal Management.




Figure 41. Differential (LVDS) Input Clock Connection

The differential input clock line pair should have a characteristic impedance of  $100\Omega$  and (when using a balun), be terminated at the clock source in that  $(100\Omega)$  characteristic impedance. The input clock line should be as short and as direct as possible. The ADC08D1520 clock input is internally terminated with an untrimmed  $100\Omega$  resistor.

Insufficient input clock levels will result in poor dynamic performance. Excessively high input clock levels could cause a change in the analog input offset voltage. To avoid this, keep the input clock level  $(V_{ID})$  within the range specified in the Converter Electrical Characteristics.

The low and high times of the input clock signal can affect the performance of any A/D Converter. The ADC08D1520 features a duty cycle clock correction circuit which can maintain performance over the 20%-to-80% specified duty cycle range, even in DES Mode. The ADC will meet its performance specification if the input clock high and low times are maintained within the duty cycle range; see the Converter Electrical Characteristics.

High speed, high performance ADCs such as the ADC08D1520 require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits), maximum ADC input frequency and the input signal amplitude relative to the ADC input full scale range. The maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is found to be

$$t_{\text{J(MAX)}} = (~V_{\text{INFSR}}/~V_{\text{IN(P-P)}})~x~(1/(2^{(N+1)}~x~\pi~x~f_{\text{IN}}))$$

#### where

t<sub>J(MAX)</sub> is the rms total of all jitter sources in seconds, V<sub>IN(P-P)</sub> is the peak-to-peak analog input signal, V<sub>INFSR</sub> is
the full-scale range of the ADC, "N" is the ADC resolution in bits and f<sub>IN</sub> is the maximum input frequency, in
Hertz, at the ADC analog input.



Note that the maximum jitter described above is the RSS sum of the jitter from all sources, including that in the ADC input clock, that added by the system to the ADC input clock and input signals and that added by the ADC itself. Since the effective jitter added by the ADC is beyond user control, the best the user can do is to keep the sum of the externally added input clock jitter and the jitter added by the analog circuitry to the analog signal to a minimum.

Input clock amplitudes above those specified in the Converter Electrical Characteristics may result in increased input offset voltage. This would cause the converter to produce an output code other than the expected 127/128 when both input pins are at the same potential.

### **CONTROL PINS**

Six control pins (without the use of the serial interface) provide a wide range of possibilities in the operation of the ADC08D1520 and facilitate its use. These control pins provide Full-Scale Input Range setting, Calibration, Calibration Delay, Output Edge Synchronization choice, LVDS Output Level choice and a Power Down feature.

### Full-Scale Input Range Setting

The input full-scale range can be selected with the FSR control input (pin 14) in the Non-extended Control Mode of operation. The input full-scale range is specified as  $V_{IN}$  in the Converter Electrical Characteristics. In the Extended Control Mode, the input full-scale range may be programmed using the Full-Scale Adjust Voltage register. See THE ANALOG INPUT for more information.

#### Calibration

The ADC08D1520 calibration must be run to achieve specified performance. The calibration procedure is run automatically upon power-up and can be run any time on-command via the CAL pin (30) or the Calibration register (Addr: 0h, Bit 15). The calibration procedure is exactly the same whether there is an input clock present upon power up or if the clock begins some time after application of power. The CalRun output indicator is high while a calibration is in progress. Note that the DCLK outputs are not active during a calibration cycle by default, therefore it is not recommended to use these signals as a system clock unless the Resistor Trim Disable feature is used (Reg. 9h). The DCLK outputs are continuously present at the output only when the Resistor Trim Disable is active.

#### **Power-On Calibration**

Power-on calibration begins after a time delay following the application of power. This time delay is determined by the setting of CalDly.

The calibration process will be not be performed if the CAL pin is high at power up. In this case, the calibration cycle will not begin until the on-command calibration conditions are met. The ADC08D1520 will function with the CAL pin held high at power up, but no calibration will be done and performance will be impaired. A manual calibration, however, may be performed after powering up with the CAL pin high. See On-Command Calibration.

The internal power-on calibration circuitry comes up in an unknown logic state. If the input clock is not running at power up and the power on calibration circuitry is active, it will hold the analog circuitry in power down and the power consumption will typically be less than 200 mW. The power consumption will be normal after the clock starts.

#### **On-Command Calibration**

To initiate an on-command calibration, either bring the CAL pin high for a minimum of  $t_{CAL\_H}$  input clock cycles after it has been low for a minimum of  $t_{CAL\_L}$  input clock cycles or perform the same operation via the CAL bit in the Calibration register. Holding the CAL pin high upon power up will prevent execution of power-on calibration until the CAL pin is low for a minimum of  $t_{CAL\_L}$  input clock cycles, then brought high for a minimum of another  $t_{CAL\_H}$  input clock cycles. The calibration cycle will begin  $t_{CAL\_H}$  input clock cycles after the CAL pin is thus brought high. The CalRun signal should be monitored to determine when the calibration cycle has completed.

The minimum  $t_{CAL\_L}$  and  $t_{CAL\_H}$  input clock cycle sequences are required to ensure that random noise does not cause a calibration to begin when it is not desired. For best performance, a calibration should be performed 20 seconds or more after power up and repeated when the operating temperature changes significantly, relative to the specific system design performance requirements.

3 Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated

www.ti.com

By default, on-command calibration also includes calibrating the input termination resistance and the ADC. However, since the input termination resistance, once trimmed at power-up, changes marginally with temperature, the user has the option to disable the input termination resistor trim, which will guarantee that the DCLK is continuously present at the output during subsequent calibration. The Resistor Trim Disable (RTD) can be programmed in register 9h when in the Extended Control Mode. Refer to REGISTER DESCRIPTION for register programming information.

### **Calibration Delay**

The CalDly input (pin 127) is used to select one of two delay times after the application of power to the start of calibration, as described in Calibration. The calibration delay values allow the power supply to come up and stabilize before calibration takes place. With no delay or insufficient delay, calibration would begin before the power supply is stabilized at its operating value and result in non-optimal calibration coefficients. If the PD pin is high upon power-up, the calibration delay counter will be disabled until the PD pin is brought low. Therefore, holding the PD pin high during power up will further delay the start of the power-up calibration cycle. The best setting of the CalDly pin depends upon the power-on settling time of the power supply.

Note that the calibration delay selection is not possible in the Extended Control Mode and the short delay time is used.

### **Output Edge Synchronization**

DCLK signals are available to latch the converter output data into external circuitry. The output data can be synchronized with either edge of these DCLK signals. That is, the output data transition can be set to occur with either the rising edge or the falling edge of the DCLK signal, so that either edge of that DCLK signal can be used to latch the output data into the receiving circuit.

When OutEdge (pin 4) is high, the output data is synchronized with the rising edge of the DCLK+ (pin 82). When OutEdge is low, the output data is synchronized with the falling edge of DCLK+.

At the very high speeds, of which the ADC08D1520 is capable, slight differences in the lengths of the DCLK and data lines can mean the difference between successful and erroneous data capture. The OutEdge pin may be used to capture data on the DCLK edge that best suits the application circuit and layout.

#### LVDS Output Level Control

The output level can be set to one of two levels with OutV (pin 3). The strength of the output drivers is greater with OutV logic high. With OutV logic low, there is less power consumption in the output drivers, but the lower output level means decreased noise immunity.

For short LVDS lines and low noise systems, satisfactory performance may be realized with the OutV input low. If the LVDS lines are long and/or the system in which the ADC08D1520 is used is noisy, it may be necessary to tie the OutV pin high.

### **Dual Edge Sampling**

The Dual Edge Sampling (DES) feature causes one of the two input pairs to be routed to both ADCs. The other input pair is deactivated. One of the ADCs samples the input signal on the rising input clock edge (duty cycle corrected); the other ADC samples the input signal on the falling input clock edge (duty cycle corrected). If the device is in the 1:4 Demux DES Mode, the result is an output data rate 1/4 that of the interleaved sample rate, which is twice the input clock frequency. Data is presented in parallel on all four output buses in the following order: DQd, DId, DQ, DI. If the device is the Non-demux DES Mode, the result is an output data rate 1/2 that of the interleaved sample rate. Data is presented in parallel on two output buses in the following order: DQ, DI.

To use this feature in the Non-extended Control Mode, allow pin 127 to float and the signal at the I-channel input will be sampled by both converters. The Calibration Delay will then only be a short delay.

In the Extended Control Mode, either input may be used for dual edge sampling. See Dual-Edge Sampling.

### Power Down Feature

The Power Down pins (PD and PDQ) allow the ADC08D1520 to be entirely powered down (PD) or the Q-channel to be powered down and the I-channel to remain active (PDQ). See Power Down for details on the power down feature.



The digital data output pins are put into a high impedance state when the PD pin for the respective channel is high. Upon return to normal operation, the pipeline will contain meaningless information and must be flushed.

If the PD input is brought high while a calibration is running, the device will not go into power down until the calibration sequence is complete. However, if power is applied and PD is already high, the device will not begin the calibration sequence until the PD input goes low. If a manual calibration is requested while the device is powered down, the calibration will not begin at all. That is, the manual calibration input is completely ignored in the power down state.

#### THE DIGITAL OUTPUTS

The ADC08D1520 normally demultiplexes the output data of each of the two ADCs on the die onto two LVDS output buses (total of four buses, two for each ADC). For each of the two converters, the results of successive conversions started on the odd falling edges of the CLK+ pin are available on one of the two LVDS buses, while the results of conversions started on the even falling edges of the CLK+ pin are available on the other LVDS bus. This means that, the word rate at each LVDS bus is 1/2 the ADC08D1520 input clock rate and the two buses must be multiplexed to obtain the entire 1.5 GSPS conversion result.

Since the minimum recommended input clock rate for this device is 200 MSPS (in 1:2 Demux Non-DES Mode), the effective rate can be reduced to as low as 100 MSPS by using the results available on just one of the two LVDS buses and a 200 MHz input clock, decimating the 200 MSPS data by two.

There is one LVDS output clock pair (DCLK+/-) available for use to latch the LVDS outputs on all buses. There is also a second LVDS output clock pair (DCLK2+/-) which is optionally available for the same purpose. Whether the data is sent at the rising or falling edge of DCLK is determined by the sense of the OutEdge pin, as described in Output Edge Synchronization.

Double Data Rate (DDR) clocking can also be used. In this mode, a word of data is presented with each edge of DCLK, reducing the DCLK frequency to 1/4 the input clock frequency. See the Timing Diagrams for details.

The OutV pin is used to set the LVDS differential output levels. See LVDS Output Level Control.

The output format is Offset Binary. Accordingly, a full-scale input level with  $V_{IN}$ + positive with respect to  $V_{IN}$ - will produce an output code of all ones; a full-scale input level with  $V_{IN}$ - positive with respect to  $V_{IN}$ + will produce an output code of all zeros; when  $V_{IN}$ + and  $V_{IN}$ - are equal, the output code will vary between codes 127 and 128. A non-demultiplexed mode of operation is available for those cases where the digital ASIC is capable of higher speed operation.

#### **POWER CONSIDERATIONS**

A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 33  $\mu$ F capacitor should be placed within an inch (2.5 cm) of the A/D converter power pins. A 0.1  $\mu$ F capacitor should be placed as close as possible to each  $V_A$  pin, preferably within one-half centimeter. Leadless chip capacitors are preferred because they have low lead inductance.

The  $V_A$  and  $V_{DR}$  supply pins should be isolated from each other to prevent any digital noise from being coupled into the analog portions of the ADC. A ferrite choke, such as the JW Miller FB20009-3B, is recommended between these supply lines when a common source is used for them.

As is the case with all high speed converters, the ADC08D1520 should be assumed to have little power supply noise rejection. Any power supply used for digital circuitry in a system where a lot of digital power is being consumed should not be used to supply power to the ADC08D1520. The ADC supplies should be the same supply used for other analog circuitry, if not a dedicated supply.

### Supply Voltage

The ADC08D1520 is specified to operate with a supply voltage of 1.9V  $\pm$ 0.1V. It is very important to note that, while this device will function with slightly higher supply voltages, these higher supply voltages may reduce product lifetime.

No pin should ever have a voltage on it that is in excess of the supply voltage or below ground by more than 150 mV, not even on a transient basis. This can be a problem upon application of power and power shut-down. Be sure that the supplies to circuits driving any of the input pins, analog or digital, do not come up any faster than does the voltage at the ADC08D1520 power pins.

50 Submit L



The Absolute Maximum Ratings should be strictly observed, even during power up and power down. A power supply that produces a voltage spike at turn-on and/or turn-off of power can destroy the ADC08D1520. The circuit of Figure 42 will provide supply overshoot protection.

Many linear regulators will produce output spiking at power-on unless there is a minimum load provided. Active devices draw very little current until their supply voltages reach a few hundred millivolts. The result can be a turn-on spike that can destroy the ADC08D1520, unless a minimum load is provided for the supply. The  $100\Omega$  resistor at the regulator output provides a minimum output current during power-up to ensure there is no turn-on spiking.

In the circuit of Figure 42, an LM317 linear regulator is satisfactory if its input supply voltage is 4V to 5V. If a 3.3V supply is used, an LM1086 linear regulator is recommended.




Figure 42. Non-Spiking Power Supply

The output drivers should have a supply voltage,  $V_{DR}$ , that is within the range specified in the Operating Ratings table. This voltage should not exceed the  $V_A$  supply voltage.

If the power is applied to the device without an input clock signal present, the current drawn by the device might be below 200 mA. This is because the ADC08D1520 gets reset through clocked logic and its initial state is unknown. If the reset logic comes up in the "on" state, it will cause most of the analog circuitry to be powered down, resulting in less than 100 mA of current draw. This current is greater than the power down current because not all of the ADC is powered down. The device current will be normal after the input clock is established.

### Thermal Management

The ADC08D1520 is capable of impressive speeds and performance at very low power levels for its speed. However, the power consumption is still high enough to require attention to thermal management. For reliability reasons, the die temperature should be kept to a maximum of 130°C. That is, Ambient Temperature ( $T_A$ ) plus ADC power consumption times Junction to Ambient Thermal Resistance ( $\theta_{JA}$ ) should not exceed 130°C. This is not a problem if  $T_A$  is kept to a maximum of +85°C as specified in the Operating Ratings section.

The following are general recommendations for mounting exposed pad devices onto a PCB. They should be considered the starting point in PCB and assembly process development. It is recommended that the process be developed based upon past experience in package mounting.

The package of the ADC08D1520 has an exposed pad on its back that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. The land pattern design for pin attachment to the PCB should be the same as for a conventional HLQFP, but the exposed pad must be attached to the board to remove the maximum amount of heat from the package, as well as to ensure best product parametric performance.

To maximize the removal of heat from the package, a thermal land pattern must be incorporated on the PC board within the footprint of the package. The exposed pad of the device must be soldered down to ensure adequate heat conduction out of the package. The land pattern for this exposed pad should be at least as large as the 5 x 5 mm of the exposed pad of the package and be located such that the exposed pad of the device is entirely over that thermal land pattern. This thermal land pattern should be electrically connected to ground. A clearance of at least 0.5 mm should separate this land pattern from the mounting pads for the package pins.

Copyright © 2008–2013, Texas Instruments Incorporated






Figure 43. Recommended Package Land Pattern

Since a large aperture opening may result in poor release, the aperture opening should be subdivided into an array of smaller openings, similar to the land pattern of Figure 43.

To minimize junction temperature, it is recommended that a simple heat sink be built into the PCB. This is done by including a copper area of about 2 square inches (6.5 square cm) on the opposite side of the PCB. This copper area may be plated or solder coated to prevent corrosion, but should not have a conformal coating, which could provide some thermal insulation. Thermal vias should be used to connect these top and bottom copper areas. These thermal vias act as "heat pipes" to carry the thermal energy from the device side of the board to the opposite side of the board where it can be more effectively dissipated. The use of 9 to 16 thermal vias is recommended.

The thermal vias should be placed on a 1.2 mm grid spacing and have a diameter of 0.30 to 0.33 mm. These vias should be barrel plated to avoid solder wicking into the vias during the soldering process as this wicking could cause voids in the solder between the package exposed pad and the thermal land on the PCB. Such voids could increase the thermal resistance between the device and the thermal land on the board, which would cause the device to run hotter.

If it is desired to monitor die temperature, a temperature sensor may be mounted on the heat sink area of the board near the thermal vias. Allow for a thermal gradient between the temperature sensor and the ADC08D1520 die of  $\theta_{J-PAD}$  times typical power consumption = 2.8°C/W x 1.8W = 5°C. Allowing for 6°C, including some margin for temperature drop from the pad to the temperature sensor, would mean that maintaining a maximum pad temperature reading of 124°C will ensure that the die temperature does not exceed 130°C. This calculation assumes that the exposed pad of the ADC08D1520 is properly soldered down and the thermal vias are adequate. (The inaccuracy of the temperature sensor is in addition to the above calculation).

### **LAYOUT AND GROUNDING**

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. A single ground plane should be used, instead of splitting the ground plane into analog and digital areas.

Since digital switching transients are composed largely of high frequency components, the skin effect implies that the total ground plane copper weight will have little effect upon the logic-generated noise. Total surface area is more important than is total ground plane volume. Coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and remedy. The solution is to keep the analog circuitry well separated from the digital circuitry.

High power digital components should not be located on or near any linear component or power supply trace or plane that services analog or mixed signal components, as the resulting common return current path could cause fluctuation in the analog input "ground" return of the ADC, causing excessive noise in the conversion result.

Generally, it is assumed that analog and digital lines should cross each other at 90° to avoid getting digital noise into the analog path. In high frequency systems, however, avoid crossing analog and digital lines altogether. The input clock lines should be isolated from ALL other lines, analog AND digital. The generally accepted 90° crossing should be avoided, as even a little coupling can cause problems at high frequencies. Best performance at high frequencies is obtained with a straight signal path.



The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. This is especially important with the low level drive required of the ADC08D1520. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground plane. All analog circuitry (input amplifiers, filters, etc.) should be separated from any digital components.

#### DYNAMIC PERFORMANCE

The ADC08D1520 is a.c. tested and its dynamic performance is guaranteed. To meet the published specifications and avoid jitter-induced noise, the clock source driving the CLK input must exhibit low rms jitter. The allowable jitter is a function of the input frequency and the input signal level, as described in THE CLOCK INPUTS.

It is good practice to keep the ADC input clock line as short as possible, to keep it well away from any other signals and to treat it as a transmission line. Other signals can introduce jitter into the input clock signal. The clock signal can also introduce noise into the analog path if not isolated from that path.

Best dynamic performance is obtained when the exposed pad at the back of the package has a good connection to ground. This is because this path from the die to ground is a lower impedance than offered by the package pins.

#### **USING THE SERIAL INTERFACE**

The ADC08D1520 may be operated in the Non-extended Control Mode or in the Extended Control Mode. Table 20 and Table 21 describe the functions of pins 3, 4, 14 and 127 in the Non-extended Control Mode and the Extended Control Mode, respectively.

### Non-Extended Control Mode Operation

Non-extended Control Mode operation means that the Serial Interface is not active and all controllable functions are controlled with various pin settings. Pin 41 is the primary control of the Extended Control Mode enable function. When pin 41 is logic high, the device is in the Non-extended Control Mode. If pin 41 is floating and pin 52 is floating or logic high, the Extended Control Enable function is controlled by pin 14. The device has functions which are pin programmable when in the Non-extended Control Mode. An example is the full-scale range; it is controlled in the Non-extended Control Mode by setting pin 14 logic high or low. Table 20 indicates the pin functions of the ADC08D1520 in the Non-extended Control Mode.

Table 20. Non-Extended Control Mode Operation (Pin 41 Floating and Pin 52 Floating or Logic High)

Pin	Low	High	Floating
3	Reduced V <sub>OD</sub>	Normal V <sub>OD</sub>	N/A
4	OutEdge = Neg	OutEdge = Pos	DDR
127	CalDly Short	CalDly Long	DES
14	Reduced V <sub>IN</sub>	Normal V <sub>IN</sub>	Extended Control Mode

Pin 3 can be either logic high or low in the Non-extended Control Mode. Pin 14 must not be left floating to select this mode. See NON-EXTENDED AND EXTENDED CONTROL MODE for more information.

Pin 4 can be logic high, logic low or left floating in the Non-extended Control Mode. In the Non-extended Control Mode, pin 4 logic high or low defines the edge at which the output data transitions. See Output Edge Synchronization for more information. If this pin is floating, the output Data Clock (DCLK) is a Double Data Rate (DDR) clock (see Double Data Rate and Single Data Rate) and the output edge synchronization is irrelevant since data is clocked out on both DCLK edges.

Pin 127, if it is logic high or low in the Non-extended Control Mode, sets the calibration delay. If pin 127 is floating, the calibration delay is short and the converter performs in DES Mode.

Copyright © 2008–2013, Texas Instruments Incorporated

Submit Documentation Feedback



# Table 21. Extended Control Mode Operation (Pin 41 Logic Low or Pin 14 Floating and Pin 52 Floating or Logic High)

Pin	Function
3	SCLK (Serial Clock)
4	SDATA (Serial Data)
127	SCS (Serial Interface Chip Select)

#### **COMMON APPLICATION PITFALLS**

Failure to write all register locations when using extended control mode. When using the serial interface, all nine address locations must be written at least once with the default or desired values before calibration and subsequent use of the ADC.

**Driving the inputs (analog or digital) beyond the power supply rails.** For device reliability, no input should go more than 150 mV below the ground pins or 150 mV above the supply pins. Exceeding these limits on even a transient basis may not only cause faulty or erratic operation, but may impair device reliability. It is not uncommon for high speed digital circuits to exhibit undershoot that goes more than a volt below ground. Controlling the impedance of high speed lines and terminating these lines in their characteristic impedance should control overshoot.

Care should be taken not to overdrive the inputs of the ADC08D1520. Such practice may lead to conversion inaccuracies and even to device damage.

Incorrect analog input common mode voltage in the d.c. coupled mode. As discussed in The Analog Inputs and THE ANALOG INPUT, the Input common mode voltage must remain within 50 mV of the  $V_{CMO}$  output , which varies with temperature and must also be tracked. Distortion performance will be degraded if the input common mode voltage is more than 50 mV from  $V_{CMO}$ .

**Using an inadequate amplifier to drive the analog input.** Use care when choosing a high frequency amplifier to drive the ADC08D1520 as many high speed amplifiers will have higher distortion than the ADC08D1520, resulting in overall system performance degradation.

**Driving the V<sub>BG</sub> pin to change the reference voltage.** As mentioned in THE REFERENCE VOLTAGE, the reference voltage is intended to be fixed by FSR pin or Full-Scale Voltage Adjust register settings. Over driving this pin will not change the full scale value, but can be used to change the LVDS common mode voltage from 0.8V to 1.2V by tying the  $V_{BG}$  pin to  $V_{A}$ .

**Driving the clock input with an excessively high level signal.** The ADC input clock level should not exceed the level described in the Operating Ratings Table or the input offset could change.

**Inadequate input clock levels.** As described in THE CLOCK INPUTS, insufficient input clock levels can result in poor performance. Excessive input clock levels could result in the introduction of an input offset.

Using a clock source with excessive jitter, using an excessively long input clock signal trace, or having other signals coupled to the input clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance.

**Failure to provide adequate heat removal.** As described in Thermal Management, it is important to provide adequate heat removal to ensure device reliability. This can be done either with adequate air flow or the use of a simple heat sink built into the board. The backside pad should be grounded for best performance.





## **REVISION HISTORY**

Changes from Revision C (March 2013) to Revision D						
•	Changed layout of National Data Sheet to TI format		54			



### PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADC08D1520CIYB/NOPB	ACTIVE	HLQFP	NNB	128	60	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 85	ADC08D1520 CIYB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated