www.ti.com

# ADC08L060 8-Bit, 10 MSPS to 60 MSPS, 0.65 mW/MSPS A/D Converter with Internal Sample-and-Hold

Check for Samples: ADC08L060

#### **FEATURES**

- Single-ended input
- Internal sample-and-hold function
- Low voltage (single +3V) operation
- Small package
- Power-down feature

### **KEY SPECIFICATIONS**

- **Resolution 8 bits**
- **Conversion rate 60 MSPS**
- DNL ±0.25 LSB (typ)
- INL +0.5/-0.2 LSB (typ)
- SNR (10.1 MHz) 48 dB (typ)
- ENOB (10.1 MHz) 7.6 bits (typ)
- THD (10.1 MHz) -57 dB (typ)
- **Latency 5 Clock Cycles**
- No missing codes Ensured
- **Power Consumption** 
  - Operating 0.65 mW/MSPS (typ)
  - Power Down Mode 1.0 mW (typ)

#### **APPLICATIONS**

- **Digital Imaging**
- **Set-top boxes**
- **Portable Instrumentation**
- **Communication Systems**
- X-ray imaging
- Viterbi decoders

#### DESCRIPTION

The ADC08L060 is a low-power, 8-bit, monolithic analog-to-digital converter with an on-chip track-andhold circuit. Optimized for low cost, low power, small size and ease of use, this product operates at conversion rates of 10 MSPS to 60 MSPS while consuming just 0.65 mW per MHz of clock frequency, or 39 mW at 60 MSPS. Raising the PD pin puts the ADC08L060 into a Power Down mode where it consumes about 1 mW.


The unique architecture achieves 7.6 Effective Bits. The ADC08L060 is resistant to latch-up and the outputs are short-circuit proof. The top and bottom of the ADC08L060s reference ladder are available for connections, enabling a wide range of input possibilities. The digital outputs are TTL/CMOS compatible with a separate output power supply pin to support interfacing with 1.8V to 3V logic. The output coding is straight binary and the digital inputs (CLK and PD) are TTL/CMOS compatible.

The ADC08L060 is offered in a 24-lead plastic package (TSSOP) and is specified over the industrial temperature range of -40°C to +85°C.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



### **Block Diagram**



## **Pin Configuration**





**Table 1. Pin Descriptions and Equivalent Circuits** 

Pin No.	Symbol	Equivalent Circuit	Description
6	V <sub>IN</sub>	G AGND	Analog signal input. Conversion range is $V_{RB}$ to $V_{RT}. \label{eq:range}$
3	$V_{RT}$	V <sub>A</sub> 9	Analog Input that is the high (top) side of the reference ladder of the ADC. Nominal range is 0.5V to $V_A$ . Voltage on $V_{RT}$ and $V_{RB}$ inputs define the $V_{IN}$ conversion range. Bypass well. See Section 2.0 for more information.
9	$V_{RM}$	3 + w & w & & w + 10	Mid-point of the reference ladder. This pin should be bypassed to a quiet point in the analog ground plane with a 0.1 µF capacitor.
10	$V_{RB}$	P. PP	Analog Input that is the low side (bottom) of the reference ladder of the ADC. Nominal range is 0.0V to ( $V_{RT}-0.5V$ ). Voltage on $V_{RT}$ and $V_{RB}$ inputs define the $V_{IN}$ conversion range. Bypass well. See Section 2.0 for more information.
23	PD	∨ <sub>A</sub> <b>♀</b>	Power Down input. When this pin is high, the converter is in the Power Down mode and the data output pins hold the last conversion result.
24	CLK	GND	CMOS/TTL compatible digital clock Input. $V_{\text{IN}}$ is sampled on the rising edge of CLK input.
13 thru 16 and 19 thru 22	D0-D7	V <sub>D</sub> D <sub>D</sub>	Conversion data digital Output pins. D0 is the LSB, D7 is the MSB. Valid data is output after the rising edge of the CLK input.
7	V <sub>IN</sub> GND		Reference ground for the single-ended analog input, V <sub>IN</sub> .
1, 4, 12	V <sub>A</sub>		Positive analog supply pin. Connect to a quiet voltage source of +3V. $V_A$ should be bypassed with a 0.1 $\mu$ F ceramic chip capacitor for each pin, plus one 10 $\mu$ F capacitor. See Section 3.0 for more information.
18	$V_{DR}$		Power supply for the output drivers. If connected to $V_A$ , decouple well from $V_A$ .
17	DR GND		The ground return for the output driver supply.
2, 5, 8, 11	AGND		The ground return for the analog supply.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1) (2)

3.8V
V <sub>A</sub> +0.3V
−0.3V to V <sub>A</sub>
V <sub>A</sub> to AGND
$-0.05V$ to $(V_A + 0.05V)$
±25 mA
±50 mA
See (4)
2500V 200V
235°C
−65°C to +150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such condition.
- (2) All voltages are measured with respect to GND = AGND = DR GND = 0V, unless otherwise specified.
- (3) When the input voltage at any pin exceeds the power supplies (that is, less than AGND or DR GND, or greater than V<sub>A</sub> or V<sub>DR</sub>), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.
- (4) The absolute maximum junction temperature (T<sub>J</sub>max) for this device is 150°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>MAX = (T<sub>J</sub>max T<sub>A</sub>) / θ<sub>JA</sub>. The values for maximum power dissipation will be reached only when this device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (5) See AN-450, "Surface Mounting Methods and Their Effect on Product Reliability" (SNOA742).

### Operating Ratings (1) (2)

- p	
Operating Temperature Range	-40°C ≤ T <sub>A</sub> ≤ +85°C
Supply Voltage, V <sub>A</sub>	+2.4V to +3.6V
Driver Supply Voltage, V <sub>DR</sub>	+2.4V to V <sub>A</sub>
Output Driver Voltage, V <sub>DR</sub>	1.8V to V <sub>A</sub>
Ground Difference  GND - DR GND	0V to 300 mV
Upper Reference Voltage (V <sub>RT</sub> )	0.5V to (V <sub>A</sub> -0.3V)
Lower Reference Voltage (V <sub>RB</sub> )	0V to (V <sub>RT</sub> -0.5V)
V <sub>IN</sub> Voltage Range	$V_{RB}$ to $V_{RT}$

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such condition
- (2) All voltages are measured with respect to GND = AGND = DR GND = 0V, unless otherwise specified.

### **Package Thermal Resistance**

Package	$ heta_{JA}$		
24-Lead TSSOP	92°C/W		




### **Converter Electrical Characteristics**

The following specifications apply for  $V_A = V_{DR} = +3.0 V_{DC}$ ,  $V_{RT} = +1.9 V$ ,  $V_{RB} = 0.3 V$ ,  $C_L = 10$  pF,  $f_{CLK} = 60$  MHz at 50% duty cycle. **Boldface limits apply for T**<sub>J</sub> =  $T_{MIN}$  **to T**<sub>MAX</sub>: all other limits T<sub>J</sub> =  $25^{\circ}$ C <sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditio	Typical	Limits (4)	Units (Limits)	
DC ACCUF	RACY	•				
INL	Integral Non-Linearity			+0.5 -0.2	+1.9 -1.35	LSB (max) LSB (min)
DNL	Differential Non-Linearity			±0.25	±0.90	LSB (max)
	Missing Codes				0	(max)
FSE	Full Scale Error			3.0	±13	mV (max)
V <sub>OFF</sub>	Zero Scale Offset Error			19	27	mV (max)
ANALOG I	NPUT AND REFERENCE CHARAC	TERISTICS				
·	Innut Valtana			4.0	V <sub>RB</sub>	V (min)
$V_{IN}$	Input Voltage			1.6	V <sub>RT</sub>	V (max)
^	V Janua Canaditana	\\ 0.75\\ .0.5\\rms	(CLK LOW)	3		pF
C <sub>IN</sub>	V <sub>IN</sub> Input Capacitance	$V_{IN} = 0.75V + 0.5 Vrms$	(CLK HIGH)	4		pF
R <sub>IN</sub>	R <sub>IN</sub> Input Resistance			>1		ΜΩ
BW	Full Power Bandwidth			270		MHz
. /	Ton Defended Voltage			4.0	V <sub>A</sub>	V (max)
$V_{RT}$	Top Reference Voltage			1.9	0.5	V (min)
	Datta and Data and Malla and			0.0	V <sub>RT</sub> - 0.5	V (max)
$V_{RB}$	Bottom Reference Voltage			0.3	0	V (min)
\/ \/	Deference Delte			4.0	2.3	V (max)
V <sub>RT</sub> - V <sub>RB</sub>	Reference Delta			1.6	1.0	V (min)
D	Deference Lodder Decister	\/ to \/		720	590	Ω (min)
R <sub>REF</sub>	Reference Ladder Resistance	$V_{RT}$ to $V_{RB}$	720	1070	Ω (max)	
	Defended Ladder Comment	e Ladder Current V <sub>RT</sub> to V <sub>RB</sub>		0.0	1.5	mA (min)
I <sub>ref</sub>	Reference Ladder Current			2.2	2.7	mA (max)

- (1) The Electrical characteristics tables list ensured specifications under the listed Recommended Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations for room temperature only and are not ensured.
- The analog inputs are protected as shown below. Input voltage magnitudes up to V<sub>A</sub> + 300 mV or to 300 mV below GND will not damage this device. However, errors in the A/D conversion can occur if the input goes above VDR or below GND by more than 100 mV. For example, if V<sub>A</sub> is 2.7V<sub>DC</sub> the full-scale input voltage must be ≤2.8V<sub>DC</sub> to ensure accurate conversions.



- To ensure accuracy, it is required that  $V_A$  and  $V_{DR}$  be well bypassed. Each supply pin must be decoupled with separate bypass
- Typical figures are at  $T_J = 25$ °C, and represent most likely parametric norms at specific conditions at the time of product characterization and are not ensured. Test limits are specifid to TI's AOQL (Average Outgoing Quality Level).

Submit Documentation Feedback Copyright © 2002-2013, Texas Instruments Incorporated

Product Folder Links: ADC08L060



### **Converter Electrical Characteristics (continued)**

The following specifications apply for  $V_A = V_{DR} = +3.0 V_{DC}$ ,  $V_{RT} = +1.9 V$ ,  $V_{RB} = 0.3 V$ ,  $C_L = 10$  pF,  $f_{CLK} = 60$  MHz at 50% duty cycle. **Boldface limits apply for T**<sub>J</sub> =  $T_{MIN}$  **to T**<sub>MAX</sub>: all other limits T<sub>J</sub> =  $25^{\circ}$ C <sup>(1)(2)</sup> <sup>(3)</sup>

Symbol	Parameter	Conditions	Typical (4)	Limits (4)	Units (Limits)
CLK, PD DI	GITAL INPUT CHARACTERISTIC	s			
V <sub>IH</sub>	Logical High Input Voltage	$V_{DR} = V_A = 3.6V$		2.0	V (min)
V <sub>IL</sub>	Logical Low Input Voltage	$V_{DR} = V_A = 2.7V$		0.8	V (max)
I <sub>IH</sub>	Logical High Input Current	$V_{IH} = V_{DR} = V_A = 3.6V$	10		nA
I <sub>IL</sub>	Logical Low Input Current	$V_{IL} = 0V, V_{DR} = V_A = 2.7V$	<b>-</b> 50		nA
C <sub>IN</sub>	Logic Input Capacitance		3		pF
DIGITAL O	UTPUT CHARACTERISTICS				
V <sub>OH</sub>	High Level Output Voltage	$V_A = V_{DR} = 2.7V$ , $I_{OH} = -400 \mu A$	2.6	2.4	V (min)
V <sub>OL</sub>	Low Level Output Voltage	$V_A = V_{DR} = 2.7V$ , $I_{OL} = 1.0 \text{ mA}$	0.4	0.5	V (max)
DYNAMIC F	PERFORMANCE		· ·		•
ENOD	Effective Number of Dite	f <sub>IN</sub> = 10.1 MHz, V <sub>IN</sub> = FS - 0.25 dB	7.6	6.9	Bits (min)
ENOB	Effective Number of Bits	$f_{IN} = 29$ MHz, $V_{IN} = FS - 0.25$ dB	7.4		Bits
CINIAD	Cignal to Naige & Distortion	$f_{IN} = 10.1 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	47.4	43.3	dB (min)
SINAD	Signal-to-Noise & Distortion	$f_{IN} = 29 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	46.1		dB
CND	Circulto Naine Datie	$f_{IN} = 10.1 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	48	44.5	dB (min)
SNR	Signal-to-Noise Ratio	$f_{IN} = 29 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	47.2		dB
0500	Occasiona Francis Bonnaia	f <sub>IN</sub> = 10.1 MHz, V <sub>IN</sub> = FS - 0.25 dB	59.1		dBc
SFDR	Spurious Free Dynamic Range	$f_{IN} = 29 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	54.5		dBc
TUD	Tatal Hamanaia Distantian	f <sub>IN</sub> = 10.1 MHz, V <sub>IN</sub> = FS - 0.25 dB	-56.9		dBc
THD	Total Harmonic Distortion	$f_{IN} = 29 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	-53.3		dBc
		f <sub>IN</sub> = 10.1 MHz, V <sub>IN</sub> = FS - 0.25 dB	-61.1		dBc
HD2	2nd Harmonic Distortion	$f_{IN} = 29 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	-54.9		dBc
LIDO	Out Hamman's Distantian	f <sub>IN</sub> = 10.1 MHz, V <sub>IN</sub> = FS - 0.25 dB	-64.2		dBc
HD3	3rd Harmonic Distortion	$f_{IN} = 29 \text{ MHz}, V_{IN} = FS - 0.25 \text{ dB}$	-63.1		dBc
IMD	Intermodulation Distortion	$f_1 = 11 \text{ MHz}, V_{IN} = FS - 6.25 \text{ dB}$ $f_2 = 12 \text{ MHz}, V_{IN} = FS - 6.25 \text{ dB}$	<b>-</b> 55		dBc
POWER SU	IPPLY CHARACTERISTICS				
	Analog Cumply Cumpet	DC Input	13	15.9	mA (max)
I <sub>A</sub>	Analog Supply Current	$f_{IN} = 10 \text{ MHz}, V_{IN} = FS - 3 \text{ dB}$	14		mA
DDI	Output Deive Comple Compat	DC Input	0.04	0.2	mA (max)
DRI <sub>D</sub>	Output Driver Supply Current	$f_{IN}$ = 10 MHz, $V_{IN}$ = FS - 3 dB $^{(5)}$	4.2		mA
		DC Input	13	16.1	mA (max)
I <sub>A</sub> + DRI <sub>D</sub>	Total Operating Current	$f_{IN}$ = 10 MHz, $V_{IN}$ = FS - 3 dB, PD = Low	18.2		mA
		CLK Low, PD = Hi	0.33		mA
		DC Input	39	48.3	mW (max)
PC	Power Consumption	$f_{IN}$ = 10 MHz, $V_{IN}$ = FS - 3 dB, PD = Low	53		mW
		CLK Low, PD = Hi	1		mW
PSRR <sub>1</sub>	Power Supply Rejection Ratio	FSE change with 2.7V to 3.3V change in V <sub>A</sub>	-51		dB
PSRR <sub>2</sub>	Power Supply Rejection Ratio	SNR reduction with 200 mV at 1MHz on supply	45		dB

IDR is the current consumed by the switching of the output drivers and is primarily determined by the load capacitance on the output pins, the supply voltage, VDR, and the rate at which the outputs are switching (which is signal dependent), IDR = VDR (CO x fO + C1 x f1 + ... + C71 x f7) where VDR is the output driver power supply voltage, Cn is the total capacitance on any given output pin, and fn is the average frequency at which that pin is toggling.



### **Converter Electrical Characteristics (continued)**

The following specifications apply for  $V_A = V_{DR} = +3.0V_{DC}$ ,  $V_{RT} = +1.9V$ ,  $V_{RB} = 0.3V$ ,  $C_L = 10$  pF,  $f_{CLK} = 60$  MHz at 50% duty cycle. **Boldface limits apply for T\_L = T\_{MIN} to T\_{MAX}**: all other limits  $T_L = 25^{\circ}C$  (1)(2) (3)

Symbol	Parameter	Conditions	Typical (4)	Limits (4)	Units (Limits)
AC ELECT	RICAL CHARACTERISTICS		1		
f <sub>C1</sub>	Maximum Conversion Rate		80	60	MHz (min)
f <sub>C2</sub>	Minimum Conversion Rate		10		MHz
t <sub>CL</sub>	Minimum Clock Low Time		0.62		ns (min)
t <sub>CH</sub>	Minimum Clock High Time		0.62		ns (min)
DC	Clock Duty Cycle		5 95		%(min) %(max)
t <sub>OH</sub>	Output Hold Time	CLK to Data Invalid	5.2		ns
	Output Dalau	CLK to Data Transition	7.4	5.0	ns (min)
t <sub>OD</sub>	Output Delay	CLK to Data Transition	7.1	9.4	ns (max)
	Pipeline Delay (Latency)		5		Clock Cycles
t <sub>AD</sub>	Sampling (Aperture) Delay	CLK Rise to Acquisition of Data	2.6		ns
t <sub>AJ</sub>	Aperture Jitter		2		ps rms

### **Specification Definitions**

**APERTURE (SAMPLING) DELAY** is that time required after the rise of the clock input for the sampling switch to open. The Sample/Hold circuit effectively stops capturing the input signal and goes into the "hold" mode  $t_{AD}$  after the clock goes high.

**APERTURE JITTER** is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

**CLOCK DUTY CYCLE** is the ratio of the time that the clock wave form is at a logic high to the total time of one clock period.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB. Measured at 60 MSPS with a ramp input.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**FULL-SCALE ERROR** is a measure of how far the last code transition is from the ideal  $1\frac{1}{2}$  LSB below  $V_{RT}$  and is defined as:

$$V_{\text{max}} + 1.5 \text{ LSB} - V_{\text{RT}} \tag{1}$$

where  $V_{max}$  is the voltage at which the transition to the maximum (full scale) code occurs.

**INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from zero scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value. The end point test method is used. Measured at 60 MSPS with a ramp input.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. it is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. IMD is usually expressed in dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is

$$(V_{RT} - V_{RB}) / 2^n$$
 (2)

where "n" is the ADC resolution, which is 8 in the case of the ADC08L060.



**MISSING CODES** are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

**OUTPUT DELAY** is the time delay after the rising edge of the input clock before the data update is present at the output pins.

**OUTPUT HOLD TIME** is the length of time that the output data is valid after the rise of the input clock.

**PIPELINE DELAY (LATENCY)** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. New data is available at every clock cycle, but the data lags the conversion by the Pipeline Delay plus the Output Delay.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well the ADC rejects a change in the power supply voltage. For the ADC08L060, PSRR1 is the ratio of the change in Full-Scale Error that results from a change in the d.c. power supply voltage, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the power supply is rejected and is here defined as

$$PSRR2 = 20 \log \left( 4 \sqrt{10^{\frac{-SNR1}{10}} - 10^{\frac{-SNR0}{10}}} \right)$$
 (3)

where SNR0 is the SNR measured with no noise or signal on the supply lines and SNR1 is the SNR measured with a 1 MHz, 200 mV<sub>P-P</sub> signal riding upon the supply lines.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

**SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD)** is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 
$$20 \times \log \sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}$$
 (4)

where  $A_{f1}$  is the RMS power of the fundamental (output) frequency and  $A_{f2}$  through  $A_{f10}$  are the RMS power of the first 9 harmonic frequencies in the output spectrum.

**ZERO SCALE OFFSET ERROR** is the error in the input voltage required to cause the first code transition. It is defined as

$$V_{OFF} = V_{ZT} - V_{RB} \tag{5}$$

where  $V_{7T}$  is the first code transition input voltage.

**2nd HARMONIC DISTORTION (2nd HARM)** is the difference, expressed in dB, between the rms power in the output fundamental frequency and the power in its 2nd harmonic at the output.

3rd HARMONIC DISTORTION (3rd HARM) is the difference, expressed in dB, between the rms power in the output fundamental frequency and the power in its 3rd harmonic at the output.



## **Timing Diagram**




Figure 1. ADC08L060 Timing Diagram



### **Typical Performance Characteristics**

 $V_A = V_{DR} = 3V$ ,  $f_{CLK} = 60$  MHz,  $f_{IN} = 10$  MHz, unless otherwise stated





Figure 2.









Figure 6.














 $V_{\rm A}$  =  $V_{\rm DR}$  = 3V,  $f_{\rm CLK}$  = 60 MHz,  $f_{\rm IN}$  = 10 MHz, unless otherwise stated





















 $V_A = V_{DR} = 3V$ ,  $f_{CLK} = 60$  MHz,  $f_{IN} = 10$  MHz, unless otherwise stated





















 $V_A = V_{DR} = 3V$ ,  $f_{CLK} = 60$  MHz,  $f_{IN} = 10$  MHz, unless otherwise stated
















 $V_{A}$  =  $V_{DR}$  = 3V,  $f_{CLK}$  = 60 MHz,  $f_{IN}$  = 10 MHz, unless otherwise stated





Figure 26.







Figure 27.





#### **FUNCTIONAL DESCRIPTION**

The ADC08L060 uses a unique architecture that achieves over 7 effective bits at input frequencies up to and beyond Nyquist.

The analog input signal that is within the voltage range set by  $V_{RT}$  and  $V_{RB}$  is digitized to eight bits. Input voltages below  $V_{RB}$  will cause the output word to consist of all zeroes. Input voltages above  $V_{RT}$  will cause the output word to consist of all ones.

Incorporating a switched capacitor bandgap, the ADC08L060 exhibits a power consumption that is proportional to frequency, limiting power consumption to what is needed at the clock rate that is used. This and its excellent performance over a wide range of clock frequencies makes it an ideal choice as a single ADC for many 8-bit needs.


Data is acquired at the rising edge of the clock and the digital equivalent of that data is available at the digital outputs 5 clock cycles plus  $t_{\text{OD}}$  later. The ADC08L060 will convert as long as an adequate clock signal is present at pin 24. The output coding is straight binary.

The device is in the active state when the Power Down pin (PD) is low. When the PD pin is high, the device is in the power down mode, where the output pins hold the last conversion before the PD pin went high and the device consumes about 1.4 mW. Holding the clock input low will further reduce the power consumption in the power down mode to about 1 mW

### APPLICATION INFORMATION

#### REFERENCE INPUTS

The reference inputs  $V_{RT}$  and  $V_{RB}$  are the top and bottom of the reference ladder, respectively. Input signals between these two voltages will be digitized to 8 bits. External voltages applied to the reference input pins should be within the range specified in the Operating Ratings table. Any device used to drive the reference pins should be able to source sufficient current into the  $V_{RT}$  pin and sink sufficient current from the  $V_{RB}$  pin to keep these voltages stable.



A. Because of the ladder and external resistor tolerances, the reference voltage of this circuit can vary too much for some applications.

Figure 30. Simple, Low Component Count Reference Biasing




The reference bias circuit of Figure 30 is very simple and the performance is adequate for many applications. However, circuit tolerances will lead to a wide reference voltage range. Better reference stability can be achieved by driving the reference pins with low impedance sources.

The circuit of Figure 31 will allow a more accurate setting of the reference voltages. The upper amplifier must be able to source the reference current as determined by the value of the reference resistor and the value of  $(V_{RT} - V_{RB})$ . The lower amplifier must be able to sink this reference current. Both should be stable with a capacitive load. The LM8272 was chosen because of its rail-to-rail input and output capability, its high current output and its ability to drive large capacitance loads. Of course, the divider resistors at the amplifier input could be changed to suit your reference voltage needs, or the divider can be replaced with potentiometers for precise settings. The bottom of the ladder  $(V_{RB})$  may simply be returned to ground if the minimum input signal excursion is 0V. Be sure that the driving source can source sufficient current into the  $V_{RT}$  pin and sink enough current from the  $V_{RB}$  pin to keep these pins stable.

 $V_{RT}$  should always be more positive than  $V_{RB}$  by the minimum  $V_{RT}$  -  $V_{RB}$  difference in the Electrical Characteristics table to minimize noise. Furthermore, the difference between  $V_{RT}$  and  $V_{RB}$  should not exceed the maximum value specified in the Electrical Characteristics table to avoid signal distortion.

The  $V_{RM}$  pin is the center of the reference ladder and should be bypassed to a quiet point in the analog ground plane with a 0.1  $\mu$ F capacitor. DO NOT allow this pin to float.



A. Driving the reference to force desired values requires driving with a low impedance source.

Figure 31. Setting of Reference Voltages

### THE ANALOG INPUT

The analog input of the ADC08L060 is a switch followed by an integrator. The input capacitance changes with the clock level, appearing as 3 pF when the clock is low, and 4 pF when the clock is high. The sampling nature of the analog input causes current spikes that result in voltage spikes at the analog input pin. Any circuit used to drive the analog input must be able to drive that input and to settle within the clock low time. The LMH6702 has been found to be a good amplifier to drive the ADC08L060.

Figure 32 shows an example of an input circuit using the LMH6702. Any input amplifier should incorporate some gain as operational amplifiers exhibit better phase margin and transient response with gains above 2 or 3 than with unity gain. If an overall gain of less than 3 is required, attenuate the input and operate the amplifier at a higher gain, as shown in Figure 32.




The RC at the amplifier output filters the clock rate energy that comes out of the analog input due to the input sampling circuit. The optimum time constant for this circuit depends not only upon the amplifier and ADC, but also on the circuit layout and board material. A resistor value should be chosen between  $10\Omega$  and  $47\Omega$  and the capacitor value chose according to the formula

$$C = \frac{1}{2 \cdot \pi \cdot R \cdot f_{CLK}} \tag{6}$$

This will provide optimum SNR performance. Best THD performance is realized when the capacitor and resistor values are both zero. To optimize SINAD, reduce the capacitor value until SINAD performance is optimized. That is, until SNR = ¬THD. This value will usually be in the range of 20& to 65% of the value calculated with the above formula. An accurate calculation is not possible because of the board material and layout dependence.

The circuit of Figure 32 has both gain and offset adjustments. If you eliminate these adjustments normal circuit tolerances may result in signal clipping unless care is exercised in the worst case analysis of component tolerances and the input signal excursion is appropriately limited to account for the worst case conditions.



A. The input amplifier should incorporate some gain for best performance (see text).

Figure 32. Input Amplifier

### POWER SUPPLY CONSIDERATIONS

A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 10  $\mu$ F tantalum or aluminum electrolytic capacitor should be placed within an inch (2.5 cm) of the A/D power pins, with a 0.1  $\mu$ F ceramic chip capacitor placed within one centimeter of the converter's power supply pins. Leadless chip capacitors are preferred because they have low lead inductance.

While a single voltage source is recommended for the  $V_A$  and  $V_{DR}$  supplies of the ADC08L060, these supply pins should be well isolated from each other to prevent any digital noise from being coupled into the analog portions of the ADC. A choke or  $27\Omega$  resistor is recommended between these supply lines with adequate bypass capacitors close to the supply pins.

As is the case with all high speed converters, the ADC08L060 should be assumed to have little power supply rejection. None of the supplies for the converter should be the supply that is used for other digital circuitry in any system with a lot of digital power being consumed. The ADC supplies should be the same supply used for other analog circuitry.



No pin should ever have a voltage on it that is in excess of the supply voltage or below ground by more than 300 mV, not even on a transient basis. This can be a problem upon application of power and power shut-down. Be sure that the supplies to circuits driving any of the input pins, analog or digital, do not come up any faster than does the voltage at the ADC08L060 power pins.

### THE DIGITAL INPUT PINS

The ADC08L060 has two digital input pins: The PD pin and the Clock pin.

#### The PD Pin

The Power Down (PD) pin, when high, puts the ADC08L060 into a low power mode where power consumption is reduced to 1.4 mW with the clock running, or to about 1 mW with the clock held low. Output data is valid and accurate about 1 microsecond after the PD pin is brought low.

The digital output pins retain the last conversion output code when either the clock is stopped or the PD pin is high.

#### The ADC08L060 Clock

Although the ADC08L060 is tested and its performance is ensured with a 60 MHz clock, it typically will function well with clock frequencies from 10 MHz to 80 MHz.

### Clock Duty Cycle

The low and high times of the clock signal can affect the performance of any A/D Converter. Because achieving a precise duty cycle is difficult, the ADC08L060 is designed to maintain performance over a range of duty cycles. While it is specified and performance is ensured with a 50% clock duty cycle and 60 Msps, ADC08L060 performance is typically maintained with clock high and low times of 0.83 ns, corresponding to a clock duty cycle range of 5% to 95% with a 60 MHz clock. Note that minimum low and high times may not be simultaneously asserted.

### **Clock Line Termination**

The **CLOCK** line should be series terminated at the clock source in the characteristic impedance of that line. If the clock line is longer than

$$\frac{\mathsf{t_r}}{\mathsf{6} \, \mathsf{x} \, \mathsf{t_{prop}}} \tag{7}$$

where  $t_r$  is the clock rise time and  $t_{prop}$  is the propagation rate of the signal along the trace. The **CLOCK** pin should be a.c. terminated with a series RC to ground such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times L \times t_{\text{prop}}}{Z_{o}} \tag{8}$$

where "L" is the line length in inches and  $Z_0$  is the characteristic impedance of the clock line. Typical  $t_{PROP}$  is about 150 ps/inch on FR-4 board material. For FR-4 board material, the value of C becomes

$$C \ge \frac{6 \times 10^{-10} \times L}{Z_0} \tag{9}$$

This termination should be located as close as possible to, but within one centimeter of, the ADC08L060 clock pin.

#### LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. A combined analog and digital ground plane should be used.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise because of the skin effect. Total surface area is more important than is total ground plane volume. Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and remedy. The solution is to keep the analog circuitry well separated from the digital circuitry.

www.ti.com

The DR GND connection to the ground plane should not use the same feedthrough used by other ground connections.

High power digital components should not be located on or near a straight line between the ADC or any linear component and the power supply area as the resulting common return current path could cause fluctuation in the analog input "ground" return of the ADC.

Keeping analog and digital return (ground) currents separate from each other will improve system noise performance. Two methods may be used to do this. Use of traces rather than a solid plane to route power to all components will accomplish this because return currents follow the path of the outgoing currents. However, the advantage of the distributed capacitance of a power plane and a ground plane is lost. Analog and digital power should be routed as far from each other as is practical. The analog power trace should also be routed away from digital areas of the board.

The use of power and ground planes in adjacent layers will provide distributed capacitance for a low impedance power distribution system and better system noise performance. The use of separate analog and digital power planes, both in the same PC board layer, and the use of a single, non-split ground plane will keep analog and digital currents separated from each other. Of course, locate all analog circuitry and traces over the analog power plane and the digital circuitry and traces over the digital power plane. To minimize RFI/EMI, give proper attention to any lines crossing the analog/digital power plane boundary.

Noise performance is also enhanced by driving a single gate with each ADC output pin and locating the gate as close as possible to the ADC output. Inserting a  $47\Omega$  resistor in series with the ADC digital output pins will also help reduce ADC noise. Be sure to keep the resistors as close to the ADC output pins as possible. Eliminating ground plane copper beneath the ADC output lines can also help ADC noise performance, but could produce unacceptable radiation from the board.

Analog and digital circuitry should be kept well away from each other. Especially troublesome is high power digital components such as processors and large PLDs. Switch mode power supplies, including capacitive DC-DC converters, can cause noise problems with high speed ADCs. Keep such components well away from ADCs and low level analog signal areas. Such components should be located as close to the power supply as possible and should not be in the path of analog signal or power supply currents.

Digital circuits create substantial supply and ground current transients. The noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one that employs non-saturating transistor designs, or has low noise characteristics, like the 74LS and the 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74HC, 74F and 74AC(T) families.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Clock lines should be isolated from ALL other lines, analog AND digital. Even the generally accepted 90° crossing should be avoided as even a little coupling can cause problems at high frequencies. Best performance at high frequencies is obtained with a straight signal path.






Figure 33. Layout Example

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the ground plane.

Figure 33 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed together away from any digital components.

#### **DYNAMIC PERFORMANCE**

The ADC08L060 is a.c. tested and its dynamic performance is ensured. To meet the published specifications, the clock source driving the CLK input should exhibit less than 10 ps (rms) of jitter. For best a.c. performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See Figure 34.

It is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal. The clock signal can also introduce noise into the analog path.




Figure 34. Isolating the ADC Clock from Digital Circuitry

### **COMMON APPLICATION PITFALLS**

**Driving the inputs (analog or digital) beyond the power supply rails.** For proper operation, all inputs should not go more than 300 mV below the ground pins or 300 mV above the supply pins. Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A  $51\Omega$  resistor in series with the offending digital input will usually eliminate the problem.

Care should be taken not to overdrive the inputs of the ADC08L060. Such practice may lead to conversion inaccuracies and even to device damage.

www.ti.com

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current is required from  $V_{DR}$  and DR GND. These large charging current spikes can couple into the analog section, degrading dynamic performance. Buffering the digital data outputs (with a 74F541, for example) may be necessary if the data bus capacitance exceeds 5 pF. Dynamic performance can also be improved by adding  $100\Omega$  series resistors at each digital output, reducing the energy coupled back into the converter input pins.

**Using an inadequate amplifier to drive the analog input.** As explained in Section 2.0, the capacitance seen at the input alternates between 3 pF and 4 pF with the clock. This dynamic capacitance is more difficult to drive than is a fixed capacitance, and should be considered when choosing a driving device.

Driving the  $V_{RT}$  pin or the  $V_{RB}$  pin with devices that can not source or sink the current required by the ladder. As mentioned in Section 1.0, care should be taken to see that any driving devices can source sufficient current into the  $V_{RT}$  pin and sink sufficient current from the  $V_{RB}$  pin. If these pins are not driven with devices than can handle the required current, these reference pins will not be stable, resulting in a reduction of dynamic performance.

Using a clock source with excessive jitter, using an excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance. The use of simple gates with RC timing is generally inadequate as a clock source.

### SNAS167G -MAY 2002-REVISED MARCH 2013



### **REVISION HISTORY**

Changes from Revision F (March 2013) to Revision G  Changed layout of National Data Sheet to TI format			
•	Changed layout of National Data Sheet to TI format	2	21



### PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADC08L060CIMT/NOPB	ACTIVE	TSSOP	PW	24	61	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	ADC08L060 CIMT	Samples
ADC08L060CIMTX/NOPB	ACTIVE	TSSOP	PW	24	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	ADC08L060 CIMT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

## PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC08L060CIMTX/NOPB	TSSOP	PW	24	2500	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 23-Sep-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ADC08L060CIMTX/NOPB	TSSOP	PW	24	2500	367.0	367.0	35.0	



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated