

ADC121C021/ADC121C027 I²C-Compatible, 12-Bit Analog-to-Digital Converter (ADC) with Alert Function

General Description

The ADC121C021 is a low-power, monolithic, 12-bit, analog-to-digital converter(ADC) that operates from a +2.7 to 5.5V supply. The converter is based on a successive approximation register architecture with an internal track-and-hold circuit that can handle input frequencies up to 11MHz. The ADC121C021 operates from a single supply which also serves as the reference. The device features an I²C-compatible serial interface that operates in all three speed modes, including high speed mode (3.4MHz).

The ADC's Alert feature provides an interrupt that is activated when the analog input violates a programmable upper or lower limit value. The device features an automatic conversion mode, which frees up the controller and I²C interface. In this mode, the ADC continuously monitors the analog input for an "out-of-range" condition and provides an interrupt if the measured voltage goes out-of-range.

The ADC121C021 comes in a small TSOT-6 package with an alert output. The ADC121C027 comes in a small TSOT-6 package with an address selection input. The ADC121C027 provides three pin-selectable addresses. Pin-compatible alternatives are available with additional address options.

Normal power consumption using a +3V or +5V supply is 0.26mW or 0.78mW, respectively. The automatic power-down feature reduces the power consumption to less than $1\mu W$ while not converting. Operation over the industrial temperature range of -40°C to +105°C is guaranteed. Their low power consumption and small packages make this family of ADCs an excellent choice for use in battery operated equipment

The ADC121C021 and ADC121C027 are part of a family of pin-compatible ADCs that also provide 8 and 10 bit resolution. For 8-bit ADCs see the ADC081C021 and ADC081C027. For 10-bit ADCs see the ADC101C021 and ADC101C027.

Features

- I²C-Compatible 2-wire Interface which supports standard (100kHz), fast (400kHz), and high speed (3.4MHz) modes
- Extended power supply range (+2.7V to +5.5V)
- Up to four pin-selectable chip addresses
- Out-of-range Alert Function
- Automatic Power-down mode while not converting
- Very small 6-pin TSOT packages
- ±8kV HBM ESD protection (SDA, SCL)

Key Specifications

■ Resolution 12 bits; no missing codes
■ Conversion Time 12 bits; no missing codes

■ INL & DNL ±1 LSB (max) (up to 22kSPS)
■ Throughput Rate 188.9kSPS (max)

■ Power Consumption (at 22kSPS)

Applications


- System Monitoring
- Peak Detection
- Portable Instruments
- Medical Instruments
- Test Equipment


Pin-Compatible Alternatives

All devices are fully pin and function compatible.

Resolution	ALERT Output	ADDR Input
12-bit	12-bit ADC121C021 A	
10-bit	ADC101C021	ADC101C027
8-bit	ADC081C021	ADC081C027

Connection Diagrams






30020902

I2C® is a registered trademark of Phillips Corporation.

Ordering Information

Order Code	Option	Package	Top Mark
ADC121C021CIMK	Alert pin	TSOT-6	X30C
ADC121C021CIMKX	Alert pin	TSOT-6 Tape-and-Reel	X30C
ADC121C027CIMK	Address pin	TSOT-6	X31C
ADC121C027CIMKX	Address pin	TSOT-6 Tape-and-Reel	X31C
ADC121C027CINIX Address pin Shipped with the ADC121C021 Also compatible with the ADC121C027 option. Please order samples.		Evaluation Board	

Block Diagram



Pin Descriptions

Symbol	Туре	Equivalent Circuit	Description
V _A	Supply	1	Power and unbufferred reference voltage. V _A must be free of noise and decoupled to GND.
GND	Ground		Ground for all on-chip circuitry.
V _{IN}	Analog Input	See Figure 4	Analog input. This signal can range from GND to V _A .
ALERT	Digital Output		Alert output. Can be configured as active high or active low. This is an open drain data line that must be pulled to the supply (V_A) with an external pull-up resistor.
SCL	Digital Input	PIN D1 Back	Serial Clock Input. SCL is used together with SDA to control the transfer of data in and out of the device. This is an open drain data line that must be pulled to the supply (V _A) with an external pull-up resistor. This pin's extended ESD tolerance(8kV HBM) allows extension of the I ² C bus across multiple boards without extra ESD protection.
SDA	Digital Input/Output	☐ GND	Serial Data bi-directional connection. Data is clocked into or out of the internal 16-bit register with SCL. This is an open drain data line that must be pulled to the supply (V _A) with an external pull-up resistor. This pin's extended ESD tolerance(8kV HBM) allows extension of the I ² C bus across multiple boards without extra ESD protection.
ADDR	Digital Input, three levels	PIN D1 2.1k 41.5k 41.5k 41.5k	Tri-level Address Selection Input. Sets Bits A0 & A1 of the 7-bit slave address. (see <i>Table 1</i>)

Package Pinouts

	V _A	GND	V _{IN}	ALERT	SCL	SDA	ADDR
ADC121C021 TSOT-6	1	2	3	4	5	6	N/A
ADC121C027 TSOT-6	1	2	3	N/A	5	6	4

Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, V_△ -0.3V to +6.5V

Voltage on any Analog Input Pin to

GND -0.3V to $(V_A + 0.3V)$

Voltage on any Digital Input Pin to

GND

-0.3V to 6.5V Input Current at Any Pin (Note 3) ±15 mA Package Input Current (Note 3) ±20 mA Power Dissipation at $T_A = 25^{\circ}C$

ESD Susceptibility (Note 5)

VA, GND, VIN, ALERT,

ADDR pins:

Human Body Model 2500V Machine Model 250V Charged Device Model (CDM) 1250V

SDA, SCL pins:

Human Body Model 8000V Machine Model 400V

Junction Temperature +150°C Storage Temperature -65°C to +150°C

Operating Ratings (Notes 1, 2)

Operating Temperature Range $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +105^{\circ}\text{C}$ Supply Voltage, VA +2.7V to 5.5V Analog Input Voltage, VIN OV to VA Digital Input Voltage (Note 7) 0V to 5.5V Sample Rate up to 188.9 kSPS

Package Thermal Resistances

Package	θ_{JA}	
6-Lead TSOT	250°C/W	

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6)

Electrical Characteristics

The following specifications apply for $V_A = +2.7V$ to +5.5V, GND = 0V, f_{SCL} up to 3.4MHz, $f_{IN} = 1kHz$ for f_{SCL} up to 400kHz, $f_{IN} = 10$ kHz for $f_{SCL} = 3.4$ MHz unless otherwise noted. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**: all other limits T_A = 25°C unless otherwise noted.

See (Note 4)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units (Limits
STATIC CO	ONVERTER CHARACTERISTICS				•
	Resolution with No Missing Codes			12	Bits
INL	Integral Non-Linearity (End Point	$V_A = +2.7V$ to $+3.6V$ f_{SCL} up to 400kHz (Note 13)	±0.5	±1	LSB (max)
IINL	Method)	V = 12.7V to 15.5V f up to 2.4MHz	+1.2		LSB
		$V_A = +2.7V \text{ to } +5.5V. f_{SCL} \text{ up to } 3.4MHz$	-0.9		LSB
		$V_A = +2.7V \text{ to } +3.6V$	+0.5	+1	LSB (max)
DNI	Differential New Linearity	f _{SCL} up to 400kHz (Note 13)	-0.5	-0.9	LSB (min)
DNL	Differential Non-Linearity	$V_A = +2.7V \text{ to } +5.5V. f_{SCL} \text{ up to } 3.4MHz$	+1.3		LSB
			-0.9		LSB
V _{OFF}	Offset Error	$V_A = +2.7V \text{ to } +3.6V$ f_{SCL} up to 400kHz (Note 13)	+0.1	±1.6	LSB (max)
		$V_A = +2.7V \text{ to } +5.5V. f_{SCL} \text{ up to } 3.4MHz$	+1.4		LSB
GE	Gain Error		-0.8	±6	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS				
ENOD	Effective Nember of Dite	$V_A = +2.7V \text{ to } +3.6V$	11.7	11.3	Bits (min)
ENOB	Effective Number of Bits	$V_A = +3.6V \text{ to } +5.5V$	11.5		Bits (min)
2		$V_A = +2.7V \text{ to } +3.6V$	72.5	70.4	dB (min)
SNR	Signal-to-Noise Ratio	$V_A = +3.6V \text{ to } +5.5V$	71		dB (min)
		$V_A = +2.7V \text{ to } +3.6V$	-92	-78	dB (max)
THD	Total Harmonic Distortion	V _A = +3.6V to +5.5V	-87		dB (max)
		$V_A = +2.7V \text{ to } +3.6V$	72.6	70	dB (min)
SINAD	Signal-to-Noise Plus Distortion Ratio	$V_{\Delta} = +3.6V \text{ to } +5.5V$	71		dB (min)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units (Limits)			
0500	Ozoniana Franco Domania Barras	$V_A = +2.7V \text{ to } +3.6V$	90	76	dB (min)			
SFDR	Spurious-Free Dynamic Range	V _A = +3.6V to +5.5V	87		dB (min)			
Int	Intermodulation Distortion, Second	$V_A = +3.0V$, $f_a = 1.035 \text{ kHz}$, $f_b = 1.135 \text{ kHz}$	-89		dB			
IMD	Order Terms (IMD ₂)	$V_A = +5.0V$, $f_a = 1.035 \text{ kHz}$, $f_b = 1.135 \text{ kHz}$	-91		dB			
IIVID	Intermodulation Distortion, Third	$V_A = +3.0V$, $f_a = 1.035 \text{ kHz}$, $f_b = 1.135 \text{ kHz}$	-88		dB			
	Order Terms (IMD ₃)	$V_A = +5.0V$, $f_a = 1.035 \text{ kHz}$, $f_b = 1.135 \text{ kHz}$	-88		dB			
FPBW	 Full Power Bandwidth (-3dB)	$V_A = +3.0V$	8		MHz			
	Full Fower Baridwidth (-3dB)	$V_A = +5.0V$	11		MHz			
ANALOG I	ANALOG INPUT CHARACTERISTICS							
V_{IN}	Input Range		0 to V _A		V			
I _{DCL}	DC Leakage Current (Note 10)			±1	μA (max)			
	Input Capacitance	Track Mode	30		pF			
C _{INA}	Imput Capacitance	Hold Mode	3		pF			
SERIAL IN	TERFACE INPUT CHARACTERISTIC	CS (SCL, SDA)						
V_{IH}	Input High Voltage			0.7 x V _A	V (min)			
V_{IL}	Input Low Voltage			0.3 x V _A	V (max)			
I _{IN}	Input Current (Note 10)			±1	μA (max)			
C _{IN}	Input Pin Capacitance		3		pF			
V _{HYST}	Input Hysteresis			0.1 x V _A	V (min)			
	SELECTION INPUT CHARACTERIS	STICS (ADDR)	•		•			
V _{IH}	Input High Voltage			V _A - 0.5V	V (min)			
V _{IL}	Input Low Voltage			0.5	V (max)			
I _{IN}	Input Current (Note 10)			±1	μA (max)			
LOGIC OU	TPUT CHARACTERISTICS, OPEN-	PRAIN (SDA, ALERT)	•					
	0	I _{SINK} = 3 mA		0.4	V (max)			
V_{OL}	Output Low Voltage	I _{SINK} = 6 mA		0.6	V (max)			
l _{oz}	High-Impedence Output Leakage Current (Note 10)			±1	μA (max)			
	Output Coding		Sti	aight (Natural) Binary			

Symbol	Parameter	Conditions		Typical (Note 9)	Limits (Note 9)	Units (Limits)
POWER R	EQUIREMENTS	•				
	Supply Voltage Minimum				2.7	V (min)
V _A	Supply Voltage Maximum				5.5	V (max)
Continuous	Operation Mode 2-wire interface a	ctive.				
		f _{SCL} =400kHz	$V_A = 2.7V \text{ to } 3.6V$	0.08	0.14	mA (max)
ı	Supply Current	ISCL - TOOKI IZ	$V_A = 4.5V \text{ to } 5.5V$	0.16	0.30	mA (max)
I _N	Зарру Сапен	f _{SCI} =3.4MHz	$V_A = 2.7V \text{ to } 3.6V$	0.37	0.55	mA (max)
		ISCL=3.4WI12	$V_A = 4.5V \text{ to } 5.5V$	0.74	0.99	mA (max)
		f _{SCL} =400kHz	V _A = 3.0V	0.26		mW
P. Dower Consumption	ISCL-400KHZ	V _A = 5.0V	0.78		mW	
P_N	Power Consumption	f _{SCL} =3.4MHz	V _A = 3.0V	1.22		mW
			V _A = 5.0V	3.67		mW
Automatic	Conversion Mode 2-wire interface st	opped and quiet (SCL	= SDA = V _A). f _{SAMPL}	E = T _{CONVER}	_{RT} * 32	•
	Supply Current		$V_A = 2.7V \text{ to } 3.6V$	0.41	0.59	mA (max)
I _A	Supply Current		$V_A = 4.5V \text{ to } 5.5V$	0.78	1.2	mA (max)
	Barrar Cara arrantian		V _A = 3.0V	1.35		mW
P_A	Power Consumption		V _A = 5.0V	3.91		mW
Power Dov	vn Mode (PD ₁) 2-wire interface stop	oed and quiet. (SCL = S	$SDA = V_A$).(Note 10))		
I _{PD1}	Supply Current			0.1	0.2	μA (max)
P _{PD1}	Power Consumption			0.5	0.9	μW (max)
Power Dov	vn Mode (PD ₂) 2-wire interface activ	e. Master communicatii	ng with a different d	evice on the	bus.	•
		f 4001-11-	$V_A = 2.7V \text{ to } 3.6V$	13	45	μA (max)
		f _{SCL} =400kHz	$V_A = 4.5V \text{ to } 5.5V$	27	80	μA (max)
I _{PD2}	Supply Current		$V_A = 2.7V \text{ to } 3.6V$	89	150	μA (max)
		f _{SCL} =3.4MHz	$V_A = 4.5V \text{ to } 5.5V$	168	250	μA (max)
		f 4001-11	V _A = 3.0V	0.04		mW
Б		f _{SCL} =400kHz	V _A = 5.0V	0.14		mW
P_{PD2}	Power Consumption	(0 4NV)	V _A = 3.0V	0.29		mW
		f _{SCL} =3.4MHz	$V_A = 5.0V$	0.84		mW

A.C. and Timing Characteristics

The following specifications apply for $V_A = +2.7V$ to +5.5V. **Boldface limits apply for T_{MIN} \le T_A \le T_{MAX}** and all other limits are at $T_A = 25^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions (Note 12)	Typical (Note 9)	Limits (Notes 9, 12)	Units (Limits)
CONVER	SION RATE			,	
	Conversion Time		1		μs
		f _{SCL} = 100kHz	5.56		kSPS
		f _{SCL} = 400kHz	22.2		kSPS
f _{CONV}	Conversion Rate	f _{SCL} = 1.7MHz	94.4		kSPS
		$f_{SCL} = 3.4MHz$	188.9		kSPS
DIGITAL	TIMING SPECS (SCL, SDA)	- 002	· ·		
f _{SCL}	Serial Clock Frequency	Standard Mode Fast Mode High Speed Mode, $C_b = 100pF$ High Speed Mode, $C_b = 400pF$		100 400 3.4 1.7	kHz (max) kHz (max) MHz (max) MHz (max)
t _{LOW}	SCL Low Time	Standard Mode Fast Mode High Speed Mode, $C_b = 100pF$ High Speed Mode, $C_b = 400pF$		4.7 1.3 160 320	us (min) us (min) ns (min) ns (min)
t _{HIGH}	SCL High Time	Standard Mode Fast Mode High Speed Mode, $C_b = 100pF$ High Speed Mode, $C_b = 400pF$		4.0 0.6 60 120	us (min) us (min) ns (min) ns (min)
t _{SU;DAT}	Data Setup Time	Standard Mode Fast Mode High Speed Mode		250 100 10	ns (min) ns (min) ns (min)
		Standard Mode (Note 14)		0 3.45	us (min) us (max)
	Data Hold Time	Fast Mode (Note 14)		0 0.9	us (min) us (max)
t _{HD;DAT}	Data Hold Time	High Speed Mode, C _b = 100pF		0 70	ns (min) ns (max)
		High Speed Mode, C _b = 400pF		0 150	ns (min) ns (max)
t _{SU;STA}	Setup time for a start or a repeated start condition	Standard Mode Fast Mode High Speed Mode		4.7 0.6 160	us (min) us (min) ns (min)
t _{HD;STA}	Hold time for a start or a repeated start condition	Standard Mode Fast Mode High Speed Mode		4.0 0.6 160	us (min) us (min) ns (min)
t _{BUF}	Bus free time between a stop and start condition	Standard Mode Fast Mode		4.7 1.3	us (min) us (min)
t _{SU;STO}	Setup time for a stop condition	Standard Mode Fast Mode High Speed Mode		4.0 0.6 160	us (min) us (min) ns (min)

Symbol	Parameter	Conditions (Note 12)	Typical (Note 9)	Limits (Notes 9, 12)	Units (Limits)
		Standard Mode		1000	ns (max)
		Foot Mode		20+0.1C _b	ns (min)
		Fast Mode		300	ns (max)
rDA	Rise time of SDA signal	High Speed Mode, C _b = 100pF		10	ns (min)
		Trigit opeca wode, o _b = Toopi		80	ns (max)
		High Speed Mode, C _b = 400pF		20	ns (min)
		3		160	ns (max)
		Standard Mode		250	ns (max)
		Fast Mode		20+0.1C _b	ns (min)
		T dot Wood		250	ns (max)
DA	Fall time of SDA signal	High Speed Mode, C _b = 100pF		10	ns (min)
		riigii opeda iiidas, o _b		80	ns (max)
		High Speed Mode, C _b = 400pF		20	ns (min)
		·		160	ns (max)
		Standard Mode		1000	ns (max)
		Fast Mode		20+0.1C _b	ns (min)
				300	ns (max)
CL	Rise time of SCL signal	High Speed Mode, C _b = 100pF		10	ns (min)
				40	ns (max)
		High Speed Mode, C _b = 400pF		20	ns (min)
				80	ns (max)
		Standard Mode		1000	ns (max)
		Fast Mode		20+0.1C _b	ns (min)
	Rise time of SCL signal after a			300	ns (max)
rCL1	repeated start condition and after an	High Speed Mode, C _b = 100pF		10	ns (min)
	acknowledge bit.	3		80	ns (max)
		High Speed Mode, C _b = 400pF		20	ns (min)
		·		160	ns (max)
		Standard Mode		300	ns (max)
		Fast Mode		20+0.1C _b	ns (min)
				300	ns (max)
CL	Fall time of a SCL signal	High Speed Mode, C _b = 100pF		10	ns (min)
		, , ,		40	ns (max)
		High Speed Mode, C _b = 400pF		20	ns (min)
		, , , ,		80	ns (max)
'b	Capacitive load for each bus line (SCL and SDA)			400	pF (max)
_	Pulse Width of spike suppressed	Fast Mode		50	ns (max)
SP	(Note 11)	High Speed Mode		10	ns (max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.


Note 3: When the input voltage at any pin exceeds 5.5V or is less than GND, the current at that pin should be limited per the Absolute Maximum Ratings. The mximum package input current rating limits the number of pins that can safely exceed the power supplies.

Note 4: The absolute maximum junction temperature $(T_J max)$ for this device is 150°C. The maximum allowable power dissipation is dictated by $T_J max$, the junction-to-ambient thermal resistance (θ_{JA}) , and the ambient temperature (T_A) , and can be calculated using the formula $P_D MAX = (T_J max - T_A) / \theta_{JA}$. The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the operating ratings, or the power supply polarity is reversed).

Note 5: Human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is a 220 pF capacitor discharged through 0 Ω . Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

Note 6: Reflow temperature profiles are different for lead-free packages.

Note 7: The inputs are protected as shown below. Input voltage magnitudes up to 5.5V, regardless of V_A, will not cause errors in the conversion result. For example, if V_A is 3V, the digital input pins can be driven with a 5V logic device.



Note 8: To guarantee accuracy, it is required that V_A be well bypassed and free of noise.

Note 9: Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: This parameter is guaranteed by design and/or characterization and is not tested in production.


Note 11: Spike suppression filtering on SCL and SDA will supress spikes that are less than 50ns for standard and fast modes, and less than 10ns for hs-mode.

Note 12: C_b refers to the capacitance of one bus line. C_b is expressed in pF units.

Note 13: The ADC will meet Minimum/Maximum specifications for f_{SCL} up to 3.4MHz and V_A = 2.7V to 3.6V when operating in the Quiet Interface Mode (Section 1.11).

Note 14: The ADC121C021 will provide a minimum data hold time of 300ns to comply with the I2C Specification.

Timing Diagrams



30020960

FIGURE 1. Serial Timing Diagram

9

Specification Definitions

ACQUISITION TIME is the time required for the ADC to acquire the input voltage. During this time, the hold capacitor is charged by the input voltage.

APERTURE DELAY is the time between the start of a conversion and the time when the input signal is internally acquired or held for conversion.

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal $(V_{REF} - 1.5 LSB)$, after adjusting for offset error.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to an individual ADC input at the same time. It is defined as the ratio of the power in either the second or the third order intermodulation products to the sum of the power in both of the original frequencies. Second order products are $f_a \pm f_b$, where f_a and f_b are the two sine wave input frequencies. Third order products are $(2f_a \pm f_b)$ and $(f_a \pm 2f_b)$. IMD is usually expressed in dB.

MISSING CODES are those output codes that will never appear at the ADC output. The ADC121C021 is guaranteed not to have any missing codes.

OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first n harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as

THD = 20 x
$$\log_{10} \sqrt{\frac{A_{f2}^2 + \dots + A_{Fn}^2}{A_{f1}^2}}$$

where A_{f1} is the RMS power of the input frequency at the output and A_{f2} through A_{fn} are the RMS power in the first n harmonic frequencies.

THROUGHPUT TIME is the minimum time required between the start of two successive conversions. It is the acquisition time plus the conversion time.


LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is


$$LSB = V_{\Delta} / 2^{n}$$

where V_A is the supply voltage for this product, and "n" is the resolution in bits, which is 12 for the ADC121C021.


MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is 1/2 of $\rm V_A$.


Typical Performance Characteristics $f_{SCL} = 400 \, \text{kHz}, \, f_{SAMPLE} = 22 \, \text{kSPS}, \, f_{IN} = 1 \, \text{kHz}, \, V_A = 5.0 \, \text{V}, \, T_A = +25 \, ^{\circ}\text{C}, \, \text{unless otherwise stated}.$








30020923




























Continuous Operation Supply Current vs. V_A




30020934

Power Down (PD₁) Supply Current vs. V_A



30020936

Automatic Conversion Supply Current vs. $V_{\rm A}$



30020935

1.0 Functional Description

The ADC121C021 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter. Unless otherwise stated, references to the ADC121C021 in this section will apply to both the ADC121C021 and the ADC121C027.

1.1 CONVERTER OPERATION

Simplified schematics of the ADC121C021 in both track and hold operation are shown in *Figure 2* and *Figure 3* respectively. In *Figure 2*, the ADC121C021 is in track mode; switch SW1 connects the sampling capacitor to the analog input channel, and SW2 equalizes the comparator inputs. The ADC is in this state for approximately 0.4µs at the beginning of every conversion cycle. Conversions occur when the conversion result register is read by the I²C controller and when the ADC is in automatic conversion mode. (see Section 1.9)

Figure 3 shows the ADC121C021 in hold mode: switch SW1 connects the sampling capacitor to ground and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge to or from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is also the digital representation of the analog input voltage. This digital word is stored in the conversion result register and read via the 2-wire interface.




FIGURE 2. ADC121C021 in Track Mode




FIGURE 3. ADC121C021 in Hold Mode

1.2 ANALOG INPUT

An equivalent circuit for the input of the ADC121C021 is shown in *Figure 4*. Diodes D1 and D2 provide ESD protection for the analog input. The operating range for the analog input is 0 V to V_A . Going beyond this range will cause the ESD diodes to conduct and result in erratic operation.

The capacitor C1 in Figure 4 has a typical value of 3 pF and is mainly the package pin capacitance. Resistor R1 is the on resistance (R_{ON}) of the multiplexer and track / hold switch and is typically 500Ω . Capacitor C2 is the ADC121C021 sampling capacitor, and is typically 30 pF. The ADC121C021 will deliver best performance when driven by a low-impedance source (less than 100Ω). This is especially important when using the ADC121C021 to sample dynamic signals. The dynamic performance of the ADC will be affected significantly by large source impedances. An input buffer amplifier may be necessary to limit source impedance. A high-accuracy opamp is recommended to maximize circuit performance. Also important when sampling dynamic signals is an anti-aliasing band-pass or low-pass filter which reduces harmonics and noise at the input.




FIGURE 4. Equivalent Input Circuit

1.3 ADC TRANSFER FUNCTION

The output format of the ADC121C021 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC121C021 is $\rm V_A/4096$. The ideal transfer characteristic is shown in Figure 5. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0000 0001 is at 1/2 LSB, or a voltage of $\rm V_A/8192$. Other code transitions occur at intervals of 1 LSB.




FIGURE 5. Ideal Transfer Characteristic

1.4 REFERENCE VOLTAGE

The ADC121C021 uses the supply (V_A) as the reference. With that said, V_A must be treated as a reference. The analog-to-digital conversion will only be as precise as the reference (V_A) . Therefore, the reference (V_A) should be free of noise. It is also recommended that the reference be driven by a voltage source with low output impedance.

The Applications section provides recommended ways to drive the reference (V_A) appropriately. Refer to Section 2.1 for details.

1.5 POWER-ON RESET


The power-on reset (POR) state is the point at which the supply voltage rises above the power-on reset threshold, generating an internal reset. Each of the registers contains a defined value upon POR and this data remains there until any of the following occurs:

- The first conversion is completed, causing the Conversion Result Register and various status registers to be updated internally.
- The master writes a different data word to any of the writeable registers.
- The ADC is powered down.

When resetting the device, it is crutial that the V_A supply be lowered to a maximum of 200mV before the supply is raised again to power-up the device. Dropping the supply to within 200mV of GND during a reset will ensure the ADC performs as specified.

1.6 INTERNAL REGISTERS

The ADC121C021 is equipped with 8 internal data registers and one address pointer register. The registers provide additional ADC functions such as storing minimum and maximum conversion results, setting alert threshold levels, and storing data to configure the operation of the device. *Figure 6* shows all of the registers and their corresponding address pointer values. All of the registers are read/write capable except the conversion result register which is read-only.



1.6.1 Address Pointer Register

The address pointer register controls which of the data registers is accessed by the I²C interface. The first data byte of every write operation is stored in the address pointer register. This value selects the register that the following data bytes will be written to or read from. Only the three LSBs of this register are relevant. The other bits must always be written as zeros. After a power-on reset, the pointer register defaults to all zeros (conversion result register).

Default Value: 00h

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	Register Select		elect

P2	P1	P0	REGISTER
0	0	0	Conversion Result (read only)
0	0	1	Alert Status (read/write)
0	1	0	Configuration (read/write)
0	1	1	Low Limit (read/write)
1	0	0	High Limit (read/write)
1	0	1	Hysteresis (read/write)
1	1	0	Lowest Conversion (read/write)
1	1	1	Highest Conversion (read/write)

FIGURE 6. Register Structure

1.6.2 Conversion Result Register

Pointer Address 00h (Read Only)

Default Value: 0000h

D15	D14	D13	D12	D11	D10	D9	D8	
Alert Flag	Reserved			Conversion Result[11:8]				

D7	D6	D5	D4	D3	D2	D1	D0
Conversion Result[7:0]							

Bits	Name	Description
15	Alert Flag	When the Alert Bit Enable is set in the Configuration Register, this bit will be high if either alert flag is set in the Alert Status Register. Otherwise, this bit is a zero. This bit indicates that an alert condition has occured. The I ² C controller will typically read the Alert Status register and other data registers to determine the source of the alert.
14:12	Reserved	Always reads zeros.
11:0	Conversion Result	The Analog-to-Digital conversion result. The Conversion result data is a 12-bit data word in straight binary format. The MSB is D11.

1.6.3 Alert Status Register

Pointer Address 01h (Read/Write)

Default Value: 00h

D7	D6	D5	D4	D3	D2	D1	D0
	Reserved						
		Alert	Alert				

Bits	Name	Description
7:2	Reserved	Always reads zeros. Zeros must be written to these bits.
1	Over Range Alert Flag	Bit is set to 1 when the measured voltage exceeds the V _{HIGH} limit stored in the programmable V _{HIGH} limit register. Flag is reset to 0 when one of the following two conditions is met: (1) The controller writes a one to this bit. (2) The measured voltage decreases below the programmed V _{HIGH} limit minus the programmed V _{HYST} value (See <i>Figure 9</i>). The alert will only self-clear if the Alert Hold bit is cleared in the Configuration register. If the Alert Hold bit is set, the only way to clear an over range alert is to write a one to this bit.
0	Under Range Alert Flag	Bit is set to 1 when the measured voltage falls below the V_{LOW} limit stored in the programmable V_{LOW} limit register. Flag is reset to 0 when one of the following two conditions is met: (1) The controller writes a one to this bit. (2) The measured voltage increases above the programmed V_{LOW} limit plus the programmed V_{HYST} value. The alert will only self-clear if the Alert Hold bit is cleared in the Configuration register. If the Alert Hold bit is set, the only way to clear an under range alert is to write a one to this bit.

1.6.4 Configuration Register

Pointer Address 02h (Read/Write)

Default Value: 00h

D7	D6	D5	D4	D3	D2	D1	D0
Cycle Time [2:0]		Alert	Alert	Alert	0	Polarity	
		Hold	Flag	Pin			
				Enable	Enable		

Сус	le Time	[2:0]	Conversion	Typical
D7	D6	D5	Interval	f _{convert} (kSPS)
0	0	0	Mode Disabled	0
0	0	1	T _{convert} x 32	27
0	1	0	T _{convert} x 64	13.5
0	1	1	T _{convert} x 128	6.7
1	0	0	T _{convert} x 256	3.4
1	0	1	T _{convert} x 512	1.7
1	1	0	T _{convert} x 1024	0.9
1	1	1	T _{convert} x 2048	0.4

Bits	Name	Description
7:5	Cycle Time	Configures Automatic Conversion mode. When these bits are set to zeros, the automatic conversion mode is disabled. This is the case at power-up. When these bits are set to a non-zero value, the ADC will begin operating in automatic conversion
		mode. (See Section 1.9). The Cycle Time table shows how different values provide various conversion intervals.
4	Alert Hold	O: Alerts will self-clear when the measured voltage moves within the limits by more than the hysteresis register value. 1: Alerts will not self-clear and are only cleared when a one is written to the alert high flag or the
		alert low flag in the Alert Status register.
3	Alert Flag Enable	O: Disables alert status bit [D15] in the Conversion Result register. 1: Enables alert status bit [D15] in the Conversion Result register.
2	Alert Pin Enable	0: Disables the ALERT output pin. The ALERT output will TRI-STATE when the pin is disabled. 1: Enables the ALERT output pin. *This bit does not apply to the ADC121C027.
1	Reserved	Always reads zeros. Zeros must be written to these bits.
0	Polarity	This bit configures the active level polarity of the ALERT output pin. 0: Sets the ALERT pin to active low. 1: Sets the ALERT pin to active high. *This bit does not apply to the ADC121C027.

1.6.5 V_{LOW} -- Alert Limit Register - Under Range

Pointer Address 03h (Read/Write)

Default Value: 0000h

D15 D14 D13 D12 D11 D10 D9 D8					D8			
	Rese	erved		V _{LOW} Limit[11:8]				
D7	D6	D5	D4	D3	D2	D1	D0	
V _{LOW} Limit[7:0]								

Bits	Name	Description
15:12	Reserved	Always reads zeros. Zeros must be written to these bits.
11:0	LOW	Sets the lower limit threshold used to determine the alert condition. If the conversion moves lower than this limit, a V_{LOW} alert is generated.

1.6.6 V_{HIGH} -- Alert Limit Register - Over Range

Pointer Address 04h (Read/Write)

Default Value: 0FFFh

D15	D14	D13	D12	D11 D10 D9 D8				
	Rese	erved		V _{HIGH} Limit[11:8]				
				-				
D7	D6	D5	D4	D3	D2	D1	D0	
	V _{HIGH} Limit[7:0]							

Bits	Name	Description
15:12	Reserved	Always reads zeros. Zeros must be written to these bits.
11:0	HIGH	Sets the upper limit threshold used to determine the alert condition. If the conversion moves higher than this limit, a V _{HIGH} alert is generated.

1.6.7 V_{HYST} -- Alert Hysteresis Register

Pointer Address 05h (Read/Write)

Default Value: 0000h

D15	D14	D13	D12	D11	D10	D9	D8
	Reserved Hysteresis[11:8]						
	·						
D7	D7 D6 D5 D4 D3 D2 D1 D0						
Hysteresis[7:0]							

Bits	Name	Description
15:12	Reserved	Always reads zeros. Zeros must be written to these bits.
11:0	Hysteresis	Sets the hysteresis value used to determine the alert condition. After a V _{HIGH} or V _{LOW} alert occurs,
		the conversion result must move within the V _{HIGH} or V _{LOW} limit by more than this value to clear
		the alert condition.
		Note: If the Alert Hold bit is set in the configuration register, alert conditions will not self-clear.

1.6.8 V_{MIN} -- Lowest Conversion Register

Pointer Address 06h (Read/Write)

Default Value: 0FFFh

D15	D14	D13	D12	D11	D10	D9	D8
	Reserved Lowest Conversion[11:8]						
	·						
D7 D6 D5 D4 D3 D2 D1 D0							
Lowest Conversion[7:0]							

Bits	Name	Description
15:12	Reserved	Always reads zeros. Zeros must be written to these bits.
11:0	Lowest Conversion	Contains the Lowest Conversion result. Each conversion result is compared against the contents of this register. If the value is lower, it becomes the lowest conversion and replaces the current value. If the value is higher, the register contents remain unchanged. The lowest conversion value can be cleared at any time by writting 0FFFh to this register. The value of this register will update automatically when the automatic conversion mode is enabled.

1.6.9 V_{MAX} -- Highest Conversion Register

Pointer Address 07h (Read/Write)

Default Value: 0000h

D15	D14	D13	D12	D11	D10	D9	D8	
	Reserved Highest Conversion[11:8]							
· · · · · · · · · · · · · · · · · · ·								
D7 D6 D5 D4 D3 D2 D1 D0								
Highest Conversion[7:0]								

Bits	Name	Description
15:12	Reserved	Always reads zeros. Zeros must be written to these bits.
11:0	Highest Conversion	Contains the Highest Conversion result. Each conversion result is compared against the contents of this register. If the value is higher, it becomes the highest conversion and replaces the previous value. If the value is lower, the register contents remain unchanged. The highest conversion value can be cleared at any time by writting 0000h to this register. The value of this register will update automatically when the automatic conversion mode is enabled.

1.7 SERIAL INTERFACE

The I2C-compatible interface operates in all three speed modes. Standard mode (100kHz) and Fast mode (400kHz) are functionally the same and will be referred to as Standard-Fast mode in this document. High-Speed mode (3.4MHz) is an extension of Standard-Fast mode and will be referred to as Hs-mode in this document. The following diagrams describe the timing relationships of the clock (SCL) and data (SDA) signals. Pull-up resistors or current sources are required on the SCL and SDA busses to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed. The ADC121C021 offers extended ESD tolerance (8kV HBM) for the I2C bus pins (SCL & SDA) allowing extension of the bus across multiple boards without extra ESD protection.

1.7.1 Basic I2C Protocol


The I²C interface is bi-directional and allows multiple devices to operate on the same bus. The bus consists of master devices and slave devices which can communicate back and forth over the I²C interface. Master devices control the bus and are typically microcontrollers, FPGAs, DSPs, or other digital controllers. Slave devices are controlled by a master and are typically peripheral devices such as the ADC121C021. To support multiple devices on the same bus, each slave has a unique hardware address which is referred to as the "slave address." To communicate with a particular device on the bus, the controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit. If a slave on the bus is addressed correctly, it Acknowledges(ACKs) the master by

driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges(NACKs) the master by letting SDA be pulled high. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus.

All communication on the bus begins with either a Start condition or a Repeated Start condition. The protocol for starting the bus varies between Standard-Fast mode and Hs-mode. In Standard-Fast mode, the master generates a Start condition by driving SDA from high to low while SCL is high. In Hs-mode, starting the bus is more complicated. Please refer to section 1.7.3 for the full details of a Hs-mode Start condition. A Repeated Start is generated to address a different device or register, or to switch between read and write modes. The master generates a Repeated Start condition by driving SDA low while SCL is high. Following the Repeated Start, the master sends out the slave address and a read/write bit as shown in *Figure 7*. The bus continues to operate in the same speed mode as before the Repeated Start condition.

All communication on the bus ends with a Stop condition. In either Standard-Fast mode or Hs-Mode, a Stop condition occurs when SDA is pulled from low to high while SCL is high. After a Stop condition, the bus remains idle until a master generates a Start condition.

Please refer to the Philips I2C® Specification (Version 2.1 Jan, 2000) for a detailed description of the serial interface.



*Note: In continuous mode, this bit must be an ACK from the data receiver. Immediately preceding a STOP condition, this bit must be a NACK from the master.

30020911

FIGURE 7. Basic Operation.

1.7.2 Standard-Fast Mode

In Standard-Fast mode, the master generates a start condition by driving SDA from high to low while SCL is high. The start condition is always followed by a 7-bit slave address and a Read/Write bit. After these 8 bits have been transmitted by the master, SDA is released by the master and the ADC121C021 either ACKs or NACKs the address. If the slave address matches, the ADC121C021 ACKs the master. If the address doesn't match, the ADC121C021 NACKs the master. For a **write** operation, the master follows the ACK by sending the 8-bit register address pointer to the ADC. Then the ADC121C021 ACKs the transfer by driving SDA low. Next, the master sends the upper 8-bits to the ADC121C021. Then the

ADC121C021 ACKs the transfer by driving SDA low. For a single byte transfer, the master should generate a stop condition at this point. For a 2-byte write operation, the lower 8-bits are sent by the master. The ADC121C021 then ACKs the transfer, and the master either sends another pair of data bytes, generates a Repeated Start condition to read or write another register, or generates a Stop condition to end communication.

A read operation can take place either of two ways:

If the address pointer is pre-set before the read operation, the desired register can be read immediately following the slave address. In this case, the upper 8-bits of the register, set by the pre-set address pointer, are sent out by the ADC. For a

single byte read operation, the Master sends a NACK to the ADC and generates a Stop condition to end communication after receiving 8-bits of data. For a 2-Byte read operation, the Master continues the transmission by sending an ACK to the ADC. Then, the ADC sends out the lower 8-bits of the ADC register. At this point, the master either sends; an ACK to receive more data or, a NACK followed by a Stop or Repeated Start. If the master sends an ACK, the ADC sends the next upper data byte, and the read cycle repeats.

If the address pointer needs to be set, the ADC121C021 needs to write to the device and set the address pointer before reading from the desired register. This type of read requires a start, the slave address, a write bit, the address pointer, a Repeated Start, the slave address, and a read bit (refer to Figure 12). Following this sequence, the ADC sends out the upper 8-bits of the register. For a single byte read operation, the Master must send a NACK to the ADC and generate a Stop condition to end communication. For a 2-Byte write operation, the Master sends an ACK to the ADC. Then, the ADC sends out the lower 8-bits of the ADC register. At this point, the master sends either an ACK to receive more data, or a NACK followed by a Stop or Repeated Start. If the master sends an ACK, the ADC sends another pair of data bytes, and the read cycle will repeat. The number of data words that can be read is unlimited.

1.7.3 High-Speed (Hs) Mode

For Hs-mode, the sequence of events to begin communication differs slightly from Standard-Fast mode. *Figure 8* describes this in further detail. Initially, the bus begins running in Standard-Fast mode. The master generates a Start condition and sends the 8-bit Hs master code (00001XXX) to the ADC121C021. Next, the ADC121C021 responds with a NACK. Once the SCL line has been pulled to a high level, the master switches to Hs-mode by increasing the bus speed and generating a Repeated Start condition (driving SDA low while SCL is pulled high). At this point, the master sends the slave address to the ADC121C021, and communication continues as shown above in the "Basic Operation" Diagram (see *Figure 7*).

When the master generates a Repeated Start condition while in Hs-mode, the bus stays in Hs-mode awaiting the slave address from the master. The bus continues to run in Hs-mode until a Stop condition is generated by the master. When the master generates a Stop condition on the bus, the bus must be started in Standard-Fast mode again before increasing the bus speed and switching to Hs-mode.




FIGURE 8. Beginning Hs-Mode Communication

1.7.4 I2C Slave (Hardware) Address

The ADC has a seven-bit hardware address which is also referred to as a slave address. For the ADC121C027, the address is configured by the ADDR address selection input. ADDR can be grounded, left floating, or tied to V_A . If desired, ADDR can be set to $V_A/2$ rather than left floating. The state of the ADDR input sets the hardware address that the ADC responds to on the I²C bus (see *Table 1*). For the ADC121C021, the hardware address is not pin-configurable and is set to 1010100. The diagrams in Section 1.10 describe how the I²C controller should address the ADC via the I²C interface.

TABLE 1. Slave Addresses

Slave Address	ADC121C027*	ADC121C021*	
[A6 - A0]	ADDR		
1010000	Floating		
1010001	GND		
1010010	V_A		
1010100		Single Address	
1010101			
1010110			
1011000			
1011001			
1011010			

^{*} Pin-compatible alternatives to the ADC121C021 and the ADC121C027 are available with additional address options.

1.8 ALERT FUNCTION

The ALERT function is an "out-of-range" indicator. At the end of every conversion, the measured voltage is compared to the values in the V_{HIGH} and V_{LOW} registers. If the measured voltage exceeds the value stored in V_{HIGH} or falls below the value stored in V_{I OW}, an alert condition occurs. The Alert condition is indicated in up to three places. First, the alert condition always causes either or both of the alert flags in the Alert Status register to go high. If the measured voltage exceeds the V_{HIGH} limit, the Over Range Alert Flag is set. If the measured voltage falls below the V_{LOW} limit, the Under Range Alert Flag is set. Second, if the Alert Flag Enable bit is set in the Configuration register, the alert condition also sets the MSB of the Conversion Result register. Third, if the Alert Pin Enable bit is set in the Configuration register, the ALERT output becomes active (see Figure 9). The ALERT output can be configured as an active high or active low output via the Polarity bit in the Configuration register. If the Polarity bit is cleared, the ALERT output is configured as active low. If the Polarity bit is set, the ALERT output is configured as active high.

The Over Range Alert condition is cleared when one of the following two conditions is met:

- The controller writes a one to the Over Range Alert Flag
- The measured voltage reduces below the programmed V_{HIGH} limit minus the programmed V_{HYST} value and the Alert Hold bit is cleared in the Configuration register. (see Figure 9). If the Alert Hold bit is set, the alert condition persists and only clears when a one is written to the Over Range Alert Flag bit.

The Under Range Alert condition is cleared when one of the following two conditions is met:

- The controller writes a one to the Under Range Alert Flag
- 2. The measured voltage increases above the programmed V_{LOW} limit plus the programmed V_{HYST} value and the Alert Hold bit is cleared in the Configuration register. If the Alert Hold bit is set, the alert condition persists and only clears when a one is written to the Under Range Alert Flag bit.

If the alert condition has been cleared by writing a one to the alert flag while the measured voltage still violates the $V_{\mbox{\scriptsize HIGH}}$ or V_{I OW} limits, an alert condition will occur again after the completion of the next conversion (see Figure 10).

Alert conditions only occur if the input voltage exceeds the V_{HIGH} limit or falls below the V_{LOW} limit at the sample-hold instant. The input voltage can exceed the V_{HIGH} limit or fall below the V_{LOW} limit briefly between conversions without causing an alert condition.




FIGURE 9. Alert condition cleared when measured

voltage crosses V_{HIGH} - V_{HYST}




FIGURE 10. Alert condition cleared by writing a "1" to the Alert Flag.

1.9 AUTOMATIC CONVERSION MODE

The automatic conversion mode configures the ADC to continually perform conversions without receiving "read" instructions from the controller over the I2C interface. The mode is activated by writing a non-zero value into the Cycle Time bits - D[7:5] - of the configuration register (see section 1.6.4). Once the ADC121C021 enters this mode, the internal oscillator is always enabled. The ADC's control logic samples the input at the sample rate set by the cycle time bits. Although the conversion result is not transmitted by the 2-wire interface, it is stored in the conversion result register and updates the various status registers of the device.


In automatic conversion mode, the out-of-range alert function is active and updates after every conversion. The ADC can operate independently of the controller in automatic conversion mode. When the input signal goes "out-of-range", an alert signal is sent to the controller. The controller can then read the status registers and determine the source of the alert condition. Also, comparison and updating of the V_{MIN} and V_{MAX} registers occurs after every conversion in automatic conversion mode. The controller can ocassionally read the V_{MIN} and/or V_{MAX} registers to determine the sampled input extremes. These register values persist until the user resets the V_{MIN} and V_{MAX} registers. These two features are useful in system monitoring, peak detection, and sensing applications.

1.10 COMMUNICATING WITH THE ADC121C021

The ADC121C021's data registers are selected by the address pointer (see Section 1.6.1). To read/write a specific data register, the pointer must be set to that register's address. The pointer is always written at the beginning of a write operation. When the pointer needs to be updated for a read cycle, a write

operation must preceed the read operation to set the pointer address correctly. On the other hand, if the pointer is preset correctly, a read operation can occur without writing the address pointer register. The following timing diagrams describe the various read and write operations supported by the ADC.


1.10.1 Reading from a 2-Byte ADC Register



*Note: In continuous mode, this bit must be an ACK. Immediately preceding a STOP condition, this bit must be a NACK.

30020963

FIGURE 11. (a) Typical Read from a 2-Byte ADC Register with Preset Pointer



*Note: In continuous mode, this bit must be an ACK. Immediately preceding a STOP condition, this bit must be a NACK.

30020970

FIGURE 12. (b) Typical Pointer Set Followed by Immediate Read of a 2-Byte ADC Register

1.10.2 Reading from a 1-Byte ADC Register




FIGURE 13. (a) Typical Read from a 1-Byte ADC Register with Preset Pointer




FIGURE 14. (b) Typical Pointer Set Followed by Immediate Read of a 1-Byte ADC Register

1.10.3 Writing to an ADC Register




FIGURE 15. (a) Typical Write to a 1-Byte ADC Register




FIGURE 16. (b) Typical Write to a 2-Byte ADC Register

1.11 QUIET INTERFACE MODE

To improve performance at High Speed, operate the ADC in Quiet Interface Mode. This mode provides improved INL and DNL performance in I²C Hs-Mode (3.4MHz). The Quiet Interface mode provides a maximum throughput rate of 162ksps. *Figure 17* describes how to read the conversion result register in this mode. Basically, the Master needs to release SCL for

at least 1µs before the MSB of every upper data byte. The diagram assumes that the address pointer register is set to its default value.

Quiet Interface mode will only improve INL and DNL performance in Hs-Mode. Standard and Fast mode performance is unaffected by the Quiet Interface mode.




FIGURE 17. Reading in Quiet Interface Mode

2.0 Applications Information

2.1 TYPICAL APPLICATION CIRCUIT

A typical application circuit is shown in *Figure 18*. The analog supply is bypassed with a capacitor network located close to the ADC121C021. The ADC uses the analog supply (V_A) as its reference voltage, so it is very important that V_A be kept as clean as possible. Due to the low power requirements of the ADC121C021, it is possible to use a precision reference as a power supply. The pull-up resistors (R_P) should be powered by the controller's supply. It is important that the pull-up resistors are pulled to the same voltage potential V_A is set to. This will ensure that the logic levels of all devices on the bus are compatible. If the controller's supply is noisy, an appro-

priate bypass capacitor should be added between the controller's supply pin and the pull-up resistors. For Hs-mode applications, this bypass capacitance will improve the accuracy of the ADC.

The value of the pull-up resistors (R_p) depends upon the characteristics of each particular I²C bus. The I²C specification describes how to choose an appropriate value. As a general rule-of-thumb, we suggest using a $1k\Omega$ resistor for Hs-mode bus configurations and a $5k\Omega$ resistor for Standard or Fast Mode bus configurations. Depending upon the bus capacitance, these values may not be sufficient to meet the timing requirements of the I²C bus specification. Please see the I²C specification for further information.




FIGURE 18. Typical Application Circuit

2.2 BUFFERED INPUT

A bufferred input application circuit is shown in *Figure 19*. The analog input is buffered by National's LMP7731. The non-inverting amplifier configuration provides a buffered gain stage for a single ended source. This application circuit is good for

single-ended sensor interface. The input must have a DC bias level that keeps the ADC input signal from swinging below GND or above the supply (+5V in this case).

The LM4132, with its 0.05% accuracy over temperature, is an excelent choice as a reference source for the ADC121C021.




FIGURE 19. Buffered Input Circuit

2.3 INTELLIGENT BATTERY MONITOR

The ADC121C021 is easily used as an intelligent battery monitor. The simple circuit shown in *Figure 20*, uses the ADC121C021, the LP2980 fixed reference, and a resistor divider to implement an intelligent battery monitor with a window supervisory feature. The window supervisory feature is implemented by the "out of range" alert function. When the battery is recharging, the Over Range Alert will indicate that the charging cycle is complete (see *Figure 21*). When the battery is nearing depletion, the Under Range Alert will indicate that the battery is low (see *Figure 22*).




FIGURE 20. Intelligent Battery Monitor Circuit




FIGURE 21. Recharge Cycle




FIGURE 22. Discharge Cycle

In addition to the window supervisory feature, the ADC121C021 will allow the controller to read the battery voltage at any time during operation. Reading the conversion result via the I²C interface provides an accurate voltage reading.

The accurate voltage reading and the alert feature will allow a controller to improve the efficiency of a battery-powered device. During the discharge cycle, the controller can switch to a low-battery mode, safely suspend operation, or report a precise battery level to the user. During the recharge cycle, the controller can implement an intelligent recharge cycle, decreasing the charge rate when the battery charge nears capacity.

2.3.1 Trickle Charge Controller

While a battery is discharging, the ADC121C021 can be used to control a trickle charge to keep the battery near full capacity (see *Figure 23*). When the alert output is active, the battery will recharge. An intelligent recharge cycle will prevent overcharging and damaging the battery. With a trickle charge, the battery powered device can be disconnected from the charger at any time with a full charge.




FIGURE 23. Trickle Charge

2.4 LAYOUT, GROUNDING, AND BYPASSING

For best accuracy and minimum noise, the printed circuit board containing the ADC121C021 should have separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located on the same board layer. There should be a single ground plane. A single, solid ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place, preferably near the ADC121C021. Special care is required to guarantee that signals do not pass over power plane boundaries. They must always have a continuous return path below their traces.

The ADC121C021 power supply should be bypassed with a $4.7\mu\text{F}$ and a $0.1\mu\text{F}$ capacitor as close as possible to the device with the $0.1\mu\text{F}$ right at the device supply pin. The $4.7\mu\text{F}$ capacitor should be a tantalum type and the $0.1\mu\text{F}$ capacitor should be a low ESL type. The power supply for the ADC121C021 should only be used for analog circuits.


Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. The clock and data lines should have controlled impedances.


(6X 0.69)

(3.6)

(6X 1)

Physical Dimensions inches (millimeters) unless otherwise noted





6-Lead TSOT Order Numbers ADC121C021CIMK & ADC121C027CIMK NS Package Number MK06A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench		
Audio	www.national.com/audio	Analog University	www.national.com/AU		
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes		
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts		
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green		
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging		
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality		
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns		
Power Management	www.national.com/power	Feedback	www.national.com/feedback		
Switching Regulators	www.national.com/switchers				
LDOs	www.national.com/ldo				
LED Lighting	www.national.com/led				
PowerWise	www.national.com/powerwise				
Serial Digital Interface (SDI)	www.national.com/sdi				
Temperature Sensors	www.national.com/tempsensors				
Wireless (PLL/VCO)	www.national.com/wireless				

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: new.feedback@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com