

## ADC12D1800 PRODUCT BRIEF

# 12-Bit, Single 3.6 GSPS ADC

#### **1.0 General Description**

The 12-bit, 3.6 GSPS ADC12D1800 is the latest advance in National's Ultra-High-Speed ADC family and builds upon the features, architecture and functionality of the 10-bit GHz family of ADCs.

The ADC12D1800 provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common mode voltage.

The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

Notice: This document is not a full datasheet. For more information regarding this product or to order samples please contact your local National Semiconductor sales office or visit http://www.national.com/support/dir.html

#### 2.0 Applications

- Wideband Communications
- Data Acquisition Systems
- RADAR/LIDAR
- Set-top Box
- Consumer RF
- Software Defined Radio

#### **3.0 Features**

- Configurable to either 3.6 GSPS interleaved or 1.8 GSPS dual ADC
- Pin-compatible with ADC10D1000/1500 and ADC12D1000/1600
- Internally terminated, buffered, differential analog inputs
- Interleaved timing automatic and manual skew adjust
- Test patterns at output for system debug
- Programmable 15-bit gain and 12-bit plus sign offset
- Programmable t<sub>AD</sub> adjust feature
- 1:1 non-demuxed or 1:2 demuxed LVDS outputs
- AutoSync feature for multi-chip systems
- Single power supply

Resolution

#### 4.0 Key Specifications

12 Bits

Interleaved 3.6 GSPS ADC

Noise Floor	-147 dBm/Hz (typ)
■ IMD3	-61 dBFS (typ)
<ul> <li>Noise Power Ratio</li> </ul>	52 dB (typ)
Power	4.1W (typ)
<ul> <li>Full Power Bandwidth</li> </ul>	2.15 GHz (typ)
Dual 1.8 GSPS ADC, Fin = 125MHz	
■ ENOB	9.2 (typ)
■ SNR	57.8 dB (typ)
■ SFDR	67 dBc (typ)
Power	4.1W (typ)
Full Power Bandwidth	2.8 GHz (typ)

### 5.0 Block Diagram



## 6.0 Wideband Performance



## 7.0 Ordering Information

Industrial Temperature Range (-40°C < T <sub>A</sub> < +85°C)	NS Package
ADC12D1800CIUT/NOPB	Lead-free 292-Ball BGA Thermally Enhanced Package
ADC12D1800CIUT	Leaded 292-Ball BGA Thermally Enhanced Package
ADC12D1800RB	Reference Board

If Military/Aerospace specified devices are required, please contract the National Semiconductor Sales Office/Distributors for availability and specifications. IBIS models are available at: http://www.national.com/analog/adc/ibis\_models.



FIGURE 1. ADC12D1800 Connection Diagram

The center ground pins are for thermal dissipation and must be soldered to a ground plane to ensure rated performance.

# 9.0 Ball Descriptions and Equivalent Circuits

TABLE 1. Analog Front-End and Clock Balls			
Ball No.	Name	Equivalent Circuit	Description
H1/J1 N1/M1	VinI+/- VinQ+/-	VA SOK AGND VCMO Control from VCMO VA Control from VCMO VA SOK Control from VCMO VA SOK	Differential signal I- and Q-inputs. In the Non-Du- al Edge Sampling (Non-DES) Mode, each I- and Q-input is sampled and converted by its respec- tive channel with each positive transition of the CLK input. In Non-ECM (Non-Extended Control Mode) and DES Mode, both channels sample the I-input. In Extended Control Mode (ECM), the Q- input may optionally be selected for conversion in DES Mode by the DEQ Bit (Addr: Oh, Bit 6). Each I- and Q-channel input has an internal com- mon mode bias that is disabled when DC-cou- pled Mode is selected. Both inputs must be either AC- or DC-coupled. The coupling mode is se- lected by the V <sub>CMO</sub> Pin. In Non-ECM, the full-scale range of these inputs is determined by the FSR Pin; both I- and Q- channels have the same full-scale input range. In ECM, the full-scale input range of the I- and Q- channel inputs may be independently set via the Control Register (Addr: 3h and Addr: Bh). Note that the high and low full-scale input range setting in Non-ECM corresponds to the mid and mini- mum full-scale input range in ECM.
U2/V1	CLK+/-	VA AGND VA SOK VA SOK VBIAS	Differential Converter Sampling Clock. In the Non-DES Mode, the analog inputs are sampled on the positive transitions of this clock signal. In the DES Mode, the selected input is sampled on both transitions of this clock. This clock must be AC-coupled.
V2/W1	DCLK_RST+/-	VA AGND AGND AGND	Differential DCLK Reset. A positive pulse on this input is used to reset the DCLKI and DCLKQ outputs of two or more ADC12D1800s in order to synchronize them with other ADC12D1800s in the system. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized. The pulse applied here must meet timing relationships with respect to the CLK input. Although supported, this feature has been superseded by AutoSync.

www.DataSheet4U.com

Ball No.	Name	Equivalent Circuit	Www.DataSheet1U.com
C2	V <sub>CMO</sub>	VA 200k B pF GND	Common Mode Voltage Output or Signal Coupling Select. If AC-coupled operation at the analog inputs is desired, this pin should be held at logic-low level. This pin is capable of sourcing/ sinking up to 100 $\mu$ A. For DC-coupled operation, this pin should be left floating or terminated into high-impedance. In DC-coupled Mode, this pin provides an output voltage which is the optimal common-mode voltage for the input signal and should be used to set the common-mode voltage of the driving buffer.
B1	V <sub>BG</sub>		Bandgap Voltage Output or LVDS Common- mode Voltage Select. This pin provides a buffered version of the bandgap output voltage and is capable of sourcing/sinking 100 uA and driving a load of up to 80 pF. Alternately, this pin may be used to select the LVDS digital output common-mode voltage. If tied to logic-high, the 1.2V LVDS common-mode voltage is selected; 0.8V is the default.
C3/D3	Rext+/-	GND VA	External Reference Resistor terminals. A 3.3 k $\Omega$ ±0.1% resistor should be connected between Rext+/ The Rext resistor is used as a reference to trim internal circuits which affect the linearity of the converter; the value and precision of this resistor should not be compromised.
C1/D2	Rtrim+/-	VA VA VA VA	Input Termination Trim Resistor terminals. A 3.3 $k\Omega \pm 0.1\%$ resistor should be connected between Rtrim+/ The Rtrim resistor is used to establish the calibrated 100 $\Omega$ input impedance of VinI, VinQ and CLK. These impedances may be fine tuned by varying the value of the resistor by a corresponding percentage; however, the tuning range and performance is not guaranteed for such an alternate value.
E2/F3	Tdiode+/-	Tdiode_P	Temperature Sensor Diode Positive (Anode) and Negative (Cathode) Terminals. This set of pins is used for die temperature measurements. It has not been fully characterized.



Ball No.	Name	Equivalent Circuit	Description
Y4/W5	RCLK+/-	VA AGND 50K VA VA S0K VBIAS	Reference Clock Input. When the AutoSync feature is active, and the ADC12D1800 is in Slave Mode, the internal divided clocks are synchronized with respect to this input clock. The delay on this clock may be adjusted when synchronizing multiple ADCs. This feature is available in ECM via Control Register (Addr: Eh).
Y5/U6 V6/V7	RCOut1+/- RCOut2+/-		Reference Clock Output 1 and 2. These signals provide a reference clock at a rate of CLK/4, when enabled, independently of whether the ADC is in Master or Slave Mode. They are used to drive the RCLK of another ADC12D1800, to enable automatic synchronization for multiple ADCs (AutoSync feature). The impedance of each trace from RCOut1 and RCOut2 to the RCLK of another ADC12D1800 should be 100 $\Omega$ differential. Having two clock outputs allows the auto-synchronization to propagate as a binary tree. Use the DOC Bit (Addr: Eh, Bit 1) to enable/ disable this feature; default is disabled.
			· ·

Ball No.	Name	Equivalent Circuit	Description
V5	DES	VA GND	Dual Edge Sampling (DES) Mode select. In the Non-Extended Control Mode (Non-ECM), when this input is set to logic-high, the DES Mode of operation is selected, meaning that the VinI input is sampled by both channels in a time-interleaved manner. The VinQ input is ignored. When this input is set to logic-low, the device is in Non-DES Mode, i.e. the I- and Q-channels operate independently. In the Extended Control Mode (ECM), this input is ignored and DES Mode selection is controlled through the Control Register by the DES Bit (Addr: 0h, Bit 7); default is Non-DES Mode operation.
V4	CalDly	GND	Calibration Delay select. By setting this input logic-high or logic-low, the user can select the device to wait a longer or shorter amount of time, respectively, before the automatic power-on self- calibration is initiated. This feature is pin- controlled only and is always active during ECM and Non-ECM.
D6	CAL	GND	Calibration cycle initiate. The user can command the device to execute a self-calibration cycle by holding this input high a minimum of t <sub>CAL_H</sub> after having held it low a minimum of t <sub>CAL_L</sub> . If this input is held high at the time of power-on, the automatic power-on calibration cycle is inhibited until this input is cycled low-then-high. This pin is active in both ECM and Non-ECM. In ECM, this pin is logically OR'd with the CAL Bit (Addr: 0h, Bit 15) in the Control Register. Therefore, both pin and bit must be set low and then either can be set high to execute an on-command calibration.
B5	CalRun		Calibration Running indication. This output is logic-high while the calibration sequence is executing. This output is logic-low otherwise.

Ball No.	Name	Equivalent Circuit	Description
U3 V3	PDI PDQ	VA 50 kQ GND	Power Down I- and Q-channel. Setting either input to logic-high powers down the respective or Q-channel. Setting either input to logic-low brings the respective I- or Q-channel to a operational state after a finite time delay. This p is active in both ECM and Non-ECM. In ECM, each Pin is logically OR'd with its respective Bi Therefore, either this pin or the PDI and PDQ E in the Control Register can be used to power- down the I- and Q-channel (Addr: 0h, Bit 11 ar Bit 10), respectively.
A4	ТРМ	GND	Test Pattern Mode select. With this input at logi high, the device continuously outputs a fixed, repetitive test pattern at the digital outputs. In th ECM, this input is ignored and the Test Pattern Mode can only be activated through the Contro Register by the TPM Bit (Addr: 0h, Bit 12).
А5	NDM	VA T GND	Non-Demuxed Mode select. Setting this input logic-high causes the digital output bus to be in the 1:1 Non-Demuxed Mode. Setting this input logic-low causes the digital output bus to be in th 1:2 Demuxed Mode. This feature is pin-controlle only and remains active during ECM and Non- ECM.
Y3	FSR	GND	Full-Scale input Range select. In Non-EC when this input is set to logic-low or logic-hig the full-scale differential input range for both and Q-channel inputs is set to the lower or high FSR value, respectively. In the ECM, this input ignored and the full-scale range of the I- and channel inputs is independently determined the setting of Addr: <b>3h</b> and Addr: <b>Bh</b> , respectiv ly. Note that the high (lower) FSR value in No ECM corresponds to the mid (min) availab selection in ECM; the FSR range in ECM greater.
W4	DDRPh	GND	DDR Phase select. This input, when logic-low selects the 0° Data-to-DCLK phase relationsh When logic-high, it selects the 90° Data-to-DC phase relationship, i.e. the DCLK transition indicates the middle of the valid data outputs. This pin only has an effect when the chip is in Demuxed Mode, i.e. the NDM pin is set to log low. In ECM, this input is ignored and the DDF phase is selected through the Control Register the DPS Bit (Addr: 0h, Bit 14); the default is 0 Mode.

Ball No.	Name	Equivalent Circuit	Description
B3	ECE		Extended Control Enable bar. Extended feature control through the SPI interface is enabled when this signal is asserted (logic-low). In this case, most of the direct control pins have no effect. When this signal is de-asserted (logic-high), the SPI interface is disabled, all SPI registers are reset to their default values, and all available settings are controlled via the control pins.
C4	SCS		Serial Chip Select bar. In ECM, when this signal is asserted (logic-low), SCLK is used to clock in serial data which is present on SDI and to source serial data on SDO. When this signal is de- asserted (logic-high), SDI is ignored and SDO is in tri-stated.
C5	SCLK		Serial Clock. In ECM, serial data is shifted into and out of the device synchronously to this clock signal. This clock may be disabled and held logic- low, as long as timing specifications are not violated when the clock is enabled or disabled.
В4	SDI		Serial Data-In. In ECM, serial data is shifted into the device on this pin while SCS signal is asserted (logic-low).
A3	SDO		Serial Data-Out. In ECM, serial data is shifted out of the device on this pin while SCS signal is asserted (logic-low). This output is tri-stated when SCS is de-asserted.
D1, D7, E3, F4, W3, U7	DNC	NONE	Do Not Connect. These pins are used for internal purposes and should not be connected, i.e. left floating. Do not ground.
C7	NC	NONE	Not Connected. This pin is not bonded and may be left floating or connected to any potential.

ADC12D1800

TABLE 3.	Power and	Ground Balls
	i onoi ana	

Ball No.	Name	Equivalent Circuit	Description
A2, A6, B6, C6, D8, D9, E1, F1, H4, N4, R1, T1, U8, U9, W6, Y2, Y6	V <sub>A</sub>	NONE	Power Supply for the Analog circuitry. This supply is tied to the ESD ring. Therefore, it must be powered up before or with any other supply.
G1, G3, G4, H2, J3, K3, L3, M3, N2, P1, P3, P4, R3, R4	V <sub>TC</sub>	NONE	Power Supply for the Track-and-Hold and Clock circuitry.
A11, A15, C18, D11, D15, D17, J17, J20, R17, R20, T17, U11, U15, U16, Y11, Y15	V <sub>DR</sub>	NONE	Power Supply for the Output Drivers.
A8, B9, C8, V8, W9, Y8	V <sub>E</sub>	NONE	Power Supply for the Digital Encoder.
J4, K2	Vbiasl	NONE	Bias Voltage I-channel. This is an externally decoupled bias voltage for the I-channel. Each pin should individually be decoupled with a 100 nF capacitor via a low resistance, low inductance path to GND.
L2, M4	VbiasQ	NONE	Bias Voltage Q-channel. This is an externally decoupled bias voltage for the Q-channel. Each pin should individually be decoupled with a 100 nF capacitor via a low resistance, low inductance path to GND.
A1, A7, B2, B7, D4, D5, E4, K1, L1, T4, U4, U5, W2, W7, Y1, Y7, H8:N13	GND	NONE	Ground Return for the Analog circuitry.
F2, G2, H3, J2, K4, L4, M2, N3, P2, R2, T2, T3, U1	GND <sub>TC</sub>	NONE	Ground Return for the Track-and-Hold and Clock circuitry.
A13, A17, A20, D13, D16, E17, F17, F20, M17, M20, U13, U17, V18, Y13, Y17, Y20	GND <sub>DR</sub>	NONE	Ground Return for the Output Drivers.
A9, B8, C9, V9, W8, Y9	GND <sub>E</sub>	NONE	Ground Return for the Digital Encoder.

Ball No.	Name	Equivalent Circuit	Description
K19/K20 L19/L20	DCLKI+/- DCLKQ+/-		Data Clock Output for the I- and Q-channel data bus. These differential clock outputs are used to latch the output data and, if used, should always be terminated with a 100Ω differential resistor placed as closely as possible to the differential receiver. Delayed and non-delayed data outputs are supplied synchronously to this signal. In 1:2 Demux Mode or Non-Demux Mode, this signal is at ¼ or ½ the sampling clock rate, respectively. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized.
K17/K18 L17/L18	ORI+/- ORQ+/-		Out-of-Range Output for the I- and Q-channel. This differential output is asserted logic-high while the over- or under-range condition exists, i.e. the differential signal at each respective analog input exceeds the full-scale value. Each OR result refers to the current Data, with which it is clocked out. If used, each of these outputs should always be terminated with a $100\Omega$ differential resistor placed as closely as possible to the differential receiver.

Ball No.	Name	Equivalent Circuit	www.DataSheet1U.com
J18/J19	DI11+/-		
H19/H20	DI10+/-		
H17/H18	DI9+/-		
G19/G20	DI8+/-		
G17/G18	DI7+/-		
F18/F19	DI6+/-	V <sub>DR</sub>	
E19/E20	DI5+/-		
D19/D20	DI4+/-		I- and Q-channel Digital Data Outputs. In Non-
D18/E18	DI3+/-		Demux Mode, this LVDS data is transmitted at
C19/C20	DI2+/-	│ ┌┼┿┼┒	the sampling clock rate. In Demux Mode, these
B19/B20	DI1+/-	│ ╷┍┙★ ★┕┑	outputs provide ½ the data at ½ the sampling
B18/C17	DI0+/-		clock rate, synchronized with the delayed data,
			i.e. the other 1/2 of the data which was sampled
M18/M19	DQ11+/-		one clock cycle earlier. Compared with the Did
N19/N20	DQ10+/-		and DQd outputs, these outputs represent the
N17/N18	DQ9+/-	│ + ━╹┡ <b>╸</b> │ ╇ _ ♠   <del>•</del> 1 ⋿ -	later time samples. If used, each of these outputs
P19/P20	DQ8+/-		should always be terminated with a $100\Omega$
P17/P18	DQ7+/-		differential resistor placed as closely as possible
R18/R19	DQ6+/-		to the differential receiver.
T19/T20	DQ5+/-	6	
U19/U20	DQ4+/-	DR GND	
U18/T18	DQ3+/-		
V19/V20	DQ2+/-		
W19/W20	DQ1+/-		
W18/V17	DQ0+/-		
A18/A19	Dld11+/-		
B17/C16	Dld10+/-		
A16/B16	DId9+/-		
B15/C15	DId8+/-		
C14/D14	Dld7+/-		
A14/B14	DId6+/-	V <sub>DR</sub>	
B13/C13	DId5+/-		
C12/D12	DId4+/-		Delayed I- and Q-channel Digital Data Outputs.
A12/B12	Dld3+/-		In Non-Demux Mode, these outputs are tri-
B11/C11	DId2+/-	│ ┌┼┿┼┒	stated. In Demux Mode, these outputs provide /2
C10/D10	Dld1+/-	│ ╷┍┙ϫ ϫ┕╢	the data at 1/2 the sampling clock rate,
A10/B10	DId0+/-		synchronized with the hon-delayed data, i.e. the
			ouner /2 of the data which was sampled one clock
Y18/Y19	DQd11+/-		eutoute, these outputs represent the earlier time
W17/V16	DQd10+/-		complex. If used, each of these outputs should
Y16/W16	DQd9+/-		samples. If used, each of these outputs should
W15/V15	DQd8+/-		always be terminated with a 1000 differential
V14/U14	DQd7+/-		resistor placed as closely as possible to the
Y14/W14	DQd6+/-		
W13/V13	DQd5+/-		
V12/U12	DQd4+/-		
Y12/W12	DQd3+/-		
W11/V11	DQd2+/-		
V10/U10	DQd1+/-		
Y10/W10	DQd0+/-		



## 10.0 Physical Dimensions inches (millimeters) unless otherwise noted



## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com