

# ADC12DL066 Dual 12-Bit, 66 Msps, 450 MHz Input Bandwidth A/D Converter w/Internal Reference

# **General Description**

The ADC12DL066 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 66 Megasamples per second (Msps), minimum. This converter uses a differential, pipeline architecture with digital error correction and an onchip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance and a 450 MHz Full Power Bandwidth. Operating on a single 3.3V power supply, the ADC12DL066 achieves 10.7 effective bits and consumes just 686 mW at 66 Msps, including the reference current. The Power Down feature reduces power consumption to 75 mW.

The differential inputs provide a full scale differential input swing equal to 2 times  $V_{\text{REF}}$  with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. The digital outputs from the two ADCs are available on separate 12-bit buses with an output data format choice of offset binary or two's complement.

To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC12DL066 can be connected to a separate supply voltage in the range of 2.4V to the digital supply voltage.

This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of  $-40^{\circ}$ C to +85°C. An evaluation board is available to ease the evaluation process.

# **Features**

- Choice of Binary or 2's complement output format
- Single +3.3V Supply Operation
- Outputs 2.4V to 3.3V Compatible
- Pin Compatible with ADC12D040
- Power Down Mode
- Internal/External Reference

# **Key Specifications**

Resolution	12 Bits
DNL	±0.5 LSB (typ)
SNR $(f_{IN} = 10 \text{ MHz})$	66 dB (typ)
SFDR (f <sub>IN</sub> = 10 MHz)	81 dB (typ)
	DNL SNR (f <sub>IN</sub> = 10 MHz)

Data Latency 6 Clock Cycles


■ Power Consumption

— Operating— Power Down Mode75 mW (typ)

# **Applications**

- Ultrasound and Imaging
- Instrumentation
- Communications Receivers
- Sonar/Radar
- xDSL
- Cable Modems
- DSP Front Ends

# **Connection Diagram**




TRI-STATE® is a registered trademark of National Semiconductor Corporation.

# **Ordering Information**

www.DataSheet4U.com

Industrial (–40°C ≤ T <sub>A</sub> ≤ +85°C)	Package
ADC12DL066CIVS	64 Pin TQFP
ADC12DL066EVAL	Evaluation Board

# **Block Diagram**



# **Pin Descriptions and Equivalent Circuits**

www.DataSheet4U.cor

Pin No.	Symbol	Equivalent Circuit	Description
NALOG I/O		•	·
15 2	V <sub>IN</sub> A+ V <sub>IN</sub> B+	VÂ CHI	Differential analog input pins. With a 1.0V reference voltage the differential full-scale input signal level is 2.0 $V_{P-P}$ with each input pin voltage centered on a common mode voltage, $V_{CM}$ . The negative input pins may be connected to $V_{CM}$ for single-ended
16 1	V <sub>IN</sub> A- V <sub>IN</sub> B-	AGND	operation, but a differential input signal is required for best performance.
7	V <sub>REF</sub>	v <sub>o</sub>	Reference input. This pin should be bypassed to AGND with a 0. $\mu$ F capacitor when an external reference is used. $V_{REF}$ is 1.0V nominal and should be between 0.8V to 1.5V.
11	ĪNT/EXT REF	DGND	Reference source select pin. With a logic low at this pin the internal 1.0V reference is selected and the $V_{REF}$ pin need not b driven. With a logic high on this pin an external reference voltag should be applied to $V_{REF}$ input pin 7.
13 5	V <sub>RP</sub> A V <sub>RP</sub> B	<b>→</b>	
14 4	V <sub>RM</sub> A V <sub>RM</sub> B		These pins are high impedance reference bypass pins only; the are not reference output pins. Bypass per Section 1.2. DO NO LOAD these pins.
12 6	V <sub>RN</sub> A V <sub>RN</sub> B		
IGITAL I/O	l	_	
60	CLK	V <sub>A</sub>	Digital clock input. The range of frequencies for this input is as specified in the electrical tables with guaranteed performance a 66 MHz. The input is sampled on the rising edge of this input.
22 41	OEA OEB		OEA and OEB are the output enable pins that, when low, holds their respective data output pins in the active state. When either of these pins is high, the corresponding outputs are in a high impedance state.
59	PD		PD is the Power Down input pin. When high, this input puts the converter into the power down mode. When this pin is low, the converter is in the active mode.
21	OF	DGND	Output Format pin. A logic low on this pin causes output data to be in offset binary format. A logic high on this pin causes the output data to be in 2's complement format.

Pin No.	Symbol	Equivalent Circuit	Description  www.DalaSheel4U.com
24–29 34–39	DA0-DA11	V <sub>DR</sub>	Digital data output pins that make up the 12-bit conversion results
42–47 52–57	DB0-DB11	DR GND	of their respective converters. DA0 and DB0 are the LSBs, while DA11 and DB11 are the MSBs of the output words. Output levels are TTL/CMOS compatible.
ANALOG POW	/ER		
9, 18, 19, 62, 63	V <sub>A</sub>		Positive analog supply pins. These pins should be connected to a quiet +3.3V source and bypassed to AGND with 0.1 $\mu$ F capacitors located within 1 cm of these power pins, and with a 10 $\mu$ F capacitor.
3, 8, 10, 17, 20, 61, 64	AGND		The ground return for the analog supply.
DIGITAL POW	ER		
33, 48	$V_D$		Positive digital supply pin. This pin should be connected to the same quiet +3.3V source as is $V_A$ and be bypassed to DGND with a 0.1 $\mu$ F capacitor located within 1 cm of the power pin and with a 10 $\mu$ F capacitor.
32, 49	DGND		The ground return for the digital supply.
30, 51	$V_{DR}$		Positive digital supply pin for the ADC12DL066's output drivers. This pin should be connected to a voltage source of +2.4V to $V_D$ and be bypassed to DR GND with a 0.1 $\mu F$ capacitor. If the supply for this pin is different from the supply used for $V_A$ and $V_D$ , it should also be bypassed with a 10 $\mu F$ capacitor. $V_{DR}$ should never exceed the voltage on $V_D$ . All bypass capacitors should be located within 1 cm of the supply pin.
23, 31, 40, 50, 58	DR GND		The ground return for the digital supply for the ADC12DL066's output drivers. These pins should be connected to the system digital ground, but not be connected in close proximity to the ADC12DL066's DGND or AGND pins. See Section 5 (Layout and Grounding) for more details.

# **Absolute Maximum Ratings**

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\begin{array}{lll} V_{A}, V_{D}, V_{DR} & 4.2V \\ |V_{A}-V_{D}| & \leq 100 \text{ mV} \\ \text{Voltage on Any Input or Output Pin} & -0.3V \text{ to } (V_{A} \text{ or } V_{D} \\ & +0.3V) \\ \text{Input Current at Any Pin (Note 3)} & \pm 25 \text{ mA} \\ \text{Package Input Current (Note 3)} & \pm 50 \text{ mA} \\ \text{Package Dissipation at } T_{A} = 25^{\circ}\text{C} & \text{See (Note 4)} \\ \text{ESD Susceptibility} & & & & \\ \end{array}$ 

Human Body Model (Note 5) 2500V

Machine Model (Note 5) 250V

Soldering Temperature, Infrared, 10 sec. (Note 6) 235°C

Storage Temperature -65°C to +150°C

# Operating Ratings (Notes 1,2). DataSheet4U.c

 $(V_{CM})$ 

|AGND-DGND| ≤100mV

# Package Thermal Resistance

Package	$\theta_{J-A}$
64-Lead TQFP	50°C / W

# **Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $\overline{INT}/EXT$  REF pin = +3.3V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 66$  MHz,  $f_{IN} = 10$  MHz,  $f_{IN} =$ 

Symbol	Parameter	Conditions		Typical	Limits	Units	
	raidilletei			(Note 10)	(Note 10)	(Limits)	
STATIC (	TATIC CONVERTER CHARACTERISTICS						
	Resolution with No Missing Codes				12	Bits (min)	
INL	Integral Non Linearity (Note 11)			±1.2	±3.0	LSB (max)	
DNL	Differential Non Linearity			±0.5	±1.0	LSB (max)	
PGE	Positive Gain Error			±0.2	±3.6	%FS (max)	
NGE	Negative gain Error			±0.2	±3.6	%FS (max)	
TC GE	Gain Error Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°C		-60		ppm/°C	
V <sub>OFF</sub>	Offset Error (V <sub>IN</sub> + = V <sub>IN</sub> -)			0.18	+1.3	%FS (max)	
					-0.9	%FS (min)	
TC V <sub>OFF</sub>	Offset Error Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°C		-2.4		ppm/°C	
	Under Range Output Code			0	0		
	Over Range Output Code			4095	4095		
REFERE	NCE AND ANALOG INPUT CHARACTE	RISTICS					
$V_{CM}$	Common Mode Input Voltage			1.0	0.5	V (min)	
<b>С</b> М	Common wode input voitage			1.0	1.5	V (max)	
C	V <sub>IN</sub> Input Capacitance (each pin to GND)	V = 25 Vdo + 0.7 V	(CLK LOW)	8		pF	
C <sub>IN</sub>	V <sub>IN</sub> input dapacitance (each pin to divb)	V <sub>IN</sub> = 2.5 VdC + 0.7 V <sub>rms</sub>	(CLK HIGH)	7		pF	
V	External Reference Voltage (Note 13)			1.00	0.8	V (min)	
V <sub>REF</sub>	External reference voltage (Note 13)			1.00	1.5	V (max)	
R <sub>REF</sub>	Reference Input Resistance			100		MΩ (min)	

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units <sup>U.C</sup> (Limits)
DYNAMI	C CONVERTER CHARACTERISTICS		, ,		
FPBW	Full Power Bandwidth	0 dBFS Input, Output at -3 dB	450		MHz
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	66		dB
OND	o N B. r.	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	66	64	dB (min)
SNR	Signal-to-Noise Ratio	$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	64		dB
		$f_{IN} = 146 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	55		dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	66		dB
OINIAD	Circulta Naisa and Bistorian	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	66	63.3	dB (min)
SINAD	Signal-to-Noise and Distortion	$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	63		dB
		$f_{IN} = 146MHz, V_{IN} = -0.5 dBFS$	53		dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	10.7		Bits
ENOS	Effective Newsberg ( 5"	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	10.7	10.2	Bits (min
ENOB	Effective Number of Bits	$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	10.3		Bits
		$f_{IN} = 146MHz, V_{IN} = -0.5 dBFS$	8.7		Bits
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-78		dB
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-78	-67.8	dB (min)
THD	Total Harmonic Distortion	$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-70		dB
		$f_{IN} = 146MHz, V_{IN} = -0.5 dBFS$	-59		dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-90		dB
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-85	-70.4	dB (min)
H2	Second Harmonic Distortion	$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-72		dB
		$f_{IN} = 146MHz, V_{IN} = -0.5 dBFS$	-67		dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-83		dB
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-85	-71.0	dB (min)
H3	Third Harmonic Distortion	$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-76		dB
		$f_{IN} = 146MHz, V_{IN} = -0.5 dBFS$	-66		dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	79		dB
0555		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	81	68.5	dB (min)
SFDR	Spurious Free Dynamic Range	$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	72		dB
		$f_{IN} = 146MHz, V_{IN} = -0.5 dBFS$	63		dB
IMP	Intermediation Districts	f <sub>IN</sub> = 9.6 MHz and 10.2 MHz,	0.4		4DE0
IMD	Intermodulation Distortion	each = -6.0 dBFS	-64		dBFS
INTER-C	HANNEL CHARACTERISTICS				
	Channel—Channel Offset Match		±0.03		%FS
	Channel—Channel Gain Match		±0.1		%FS
	Cranbelle	10 MHz Tested, Channel; 20 MHz Other Channel	80		dB
	Crosstalk	10 MHz Tested, Channel; 195 MHz Other Channel	63		dB

# **DC and Logic Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $\overline{INT}/EXT$  REF pin = +3.3V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 66$  MHz,  $f_{IN} = 10$  MHz,  $f_{IN} =$ 

Symbol	Parameter	Conditions		Typical (Note 10)	Limits (Note 10)	Units (Limits)
CLK, PD,	, OE DIGITAL INPUT CHARACTERIST	ics	<u>'</u>		<u>'</u>	
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>D</sub> = 3.6V			2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{D} = 3.0V$			1.0	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 3.3V		10		μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0V		-10		μΑ
C <sub>IN</sub>	Digital Input Capacitance			5		pF
D0-D11 I	DIGITAL OUTPUT CHARACTERISTICS	3	,			
V	Logical "1" Output Valtage	V <sub>DR</sub>	= 2.5V		2.3	V (min)
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$I_{OUT} = -0.5 \text{ mA}$ $V_{DR}$	= 3V		2.7	V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA}, V_{DR} = 3V$			0.4	V (max)
	TDL STATE® Output Current	V <sub>OUT</sub> = 2.5V or 3.3V		100		nA
I <sub>OZ</sub>	TRI-STATE® Output Current	V <sub>OUT</sub> = 0V		-100		nA
+I <sub>SC</sub>	Output Short Circuit Source Current	V <sub>OUT</sub> = 0V		-20		mA
-I <sub>SC</sub>	Output Short Circuit Sink Current	$V_{OUT} = V_{DR}$		20		mA
C <sub>OUT</sub>	Digital Output Capacitance			5		pF
POWER	SUPPLY CHARACTERISTICS		·		,	
I <sub>A</sub>	Analog Supply Current	PD Pin = DGND, V <sub>REF</sub> = 1.0V PD Pin = V <sub>D</sub>		177 14	237	mA (max) mA
I <sub>D</sub>	Digital Supply Current	PD Pin = DGND PD Pin = V <sub>D</sub> , f <sub>CLK</sub> = 0		31 8.7	34	mA (max) mA
I <sub>DR</sub>	Digital Output Supply Current	PD Pin = DGND, $C_L = 0$ pF (Note 14) PD Pin = $V_D$ , $f_{CLK} = 0$		<2 0		mA mA
	Total Power Consumption	PD Pin = DGND, $C_L = 0$ pF (Note 15) PD Pin = $V_D$ , $f_{CLK} = 0$		686 75	895	mW (max) mW
PSRR1	Power Supply Rejection Ratio	Rejection of Full-Scale Error with V <sub>A</sub> = 3.0V vs. 3.6V		56		dB
PSRR2	Power Supply Rejection Ratio	Rejection of Power Supply Noi MHz, 500 mV riding on V <sub>A</sub>	se with 10	44		dB

# **AC Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.3V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $\overline{INT}/EXT$  REF pin = +3.3V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 66$  MHz,  $f_{IN} = 10$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin. **Boldface limits apply for T**<sub>J</sub> = **T**<sub>MIN</sub> **to T**<sub>MAX</sub>: all other limits T<sub>J</sub> = 25°C (Notes 7, 8, 9, 12)

Symbol	Parameter	Cond	ditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
f <sub>CLK1</sub>	Maximum Clock Frequency				66	MHz (min)
f <sub>CLK2</sub>	Minimum Clock Frequency			15		MHz
t <sub>CH</sub>	Clock High Time				6.6	ns (min)
t <sub>CL</sub>	Clock Low Time				6.6	ns (min)
t <sub>CONV</sub>	Conversion Latency				6	Clock Cycles
		V <sub>DR</sub> = 2.5V	rising	6.6	9.0	ns (max)
	Data Output Delay after Rising CLK Edge		falling	6.0	8.5	ns (max)
t <sub>OD</sub>	Data Output Delay after Histing OLK Luge	V <sub>DR</sub> = 3.3V	rising	6.4	9.0	ns (max)
		V <sub>DR</sub> = 3.3V	falling	6.5	9.0	ns (max)
t <sub>AD</sub>	Aperture Delay			2		ns
	_		•		- ·	

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units <sup>U.</sup> ⊂(Limits)
$t_{AJ}$	Aperture Jitter		1.2		ps rms
t <sub>HOLD</sub>	Clock Edge to Data Transition		8		ns
$t_{DIS}$	Data outputs into Hi-Z Mode		10		ns
$t_{\sf EN}$	Data Outputs Active after Hi-Z Mode		10		ns
t <sub>PD</sub>	Power Down Mode Exit Cycle	0.1 $\mu F$ on pins 4, 14; series 1.5 $\Omega$ & 1 $\mu F$ between pins 5, 6 and between pins 12, 13	500		μs

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.


**Note 3:** When the input voltage at any pin exceeds the power supplies (that is,  $V_{IN}$  < AGND, or  $V_{IN}$  >  $V_A$ ), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The absolute maximum junction temperature  $(T_J max)$  for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_J max$ , the junction-to-ambient thermal resistance  $(\theta_{JA})$ , and the ambient temperature,  $(T_A)$ , and can be calculated using the formula  $P_D MAX = (T_J max - T_A) / \theta_{JA}$ . The values for maximum power dissipation will only be reached when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor. Machine model is 220 pF discharged through  $0\Omega$ .

**Note 6:** The 235°C reflow temperature refers to infrared reflow. For Vapor Phase Reflow (VPR), the following Conditions apply: Maintain the temperature at the top of the package body above 183°C for a minimum 60 seconds. The temperature measured on the package body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle.

Note 7: The inputs are protected as shown below. Input voltage magnitudes above  $V_A$  or below GND will not damage this device, provided current is limited per (Note 3). However, errors in the A/D conversion can occur if the input goes above  $V_A$  or below GND by more than 100 mV. As an example, if  $V_A$  is +3.3V, the full-scale input voltage must be  $\leq$ +3.4V to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that IV<sub>A</sub>−V<sub>D</sub>I ≤ 100 mV and separate bypass capacitors are used at each power supply pin.

Note 9: With the test condition for  $V_{REF}$  = +1.0V (2 $V_{P-P}$  differential input), the 12-bit LSB is 488  $\mu$ V.

Note 10: Typical figures are at T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: Timing specifications are tested at TTL logic levels,  $V_{\parallel} = 0.4V$  for a falling edge and  $V_{\parallel H} = 2.4V$  for a rising edge.

Note 13: Optimum performance will be obtained by keeping the reference input in the 0.8V to 1.5V range. The LM4051CIM3-ADJ (SOT-23 package) is recommended for external reference applications.

Note 14:  $I_{DR}$  is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage,  $V_{DR}$ , and the rate at which the outputs are switching (which is signal dependent).  $I_{DR} = V_{DR}(C_0 \times f_0 + C_1 \times f_1 + .... C_{11} \times f_{11})$  where  $V_{DR}$  is the output driver power supply voltage,  $C_n$  is total capacitance on the output pin, and  $I_n$  is the average frequency at which that pin is toggling.

Note 15: Excludes I<sub>DR</sub>. See note 14.

# **Specification Definitions**

**APERTURE DELAY** is the time after the rising edge of the clock to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

**CLOCK DUTY CYCLE** is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

**COMMON MODE VOLTAGE (V<sub>CM</sub>)** is the common d.c. voltage applied to both input terminals of the ADC.

**CONVERSION LATENCY** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**CROSSTALK** is coupling of energy from one channel into the other channel.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR (G.E.)** is the deviation from the ideal slope of the transfer function. It can be calculated as:

G.E. = Pos. Full-Scale Error - Neg. Full-Scale Error

Gain Error can also be separated into Positive Gain Error (PGE) and Negative Gain Error (NGE), which are.

PGE = Pos. Full-Scale Error - Offset Error

NGE = Offset Error - Neg. Full-Scale Error

**GAIN ERROR MATCHING** is the difference in gain errors between the two converters divided by the average gain of the converters.

INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

**LSB (LEAST SIGNIFICANT BIT)** is the bit that has the smallest value or weight of all bits. This value is  $V_{REF}/2^n$ , where "n" is the ADC resolution in bits, which is 12 in the case of the ADC12DL066.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC12DL066 is guaranteed not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full/scale; to Sheet 4U.com

**NEGATIVE FULL SCALE ERROR** is the difference between the actual first code transition and its ideal value of ½ LSB above negative full scale.

**OFFSET ERROR** is the difference between the two input voltages  $[(V_{IN}^+) - (V_{IN}^-)]$  required to cause a transition from code 2047 to 2048.

**OUTPUT DELAY** is the time delay after the rising edge of the clock before the data update is presented at the output pins.

**OVER RANGE RECOVERY TIME** is the time required after  $V_{\rm IN}$  goes from a specified voltage out of the normal input range to a specified voltage within the normal input range and the converter makes a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) See CONVERSION LATENCY

**POSITIVE FULL SCALE ERROR** is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well the ADC rejects a change in the power supply voltage. For the ADC12DL066, PSRR1 is the ratio of the change in Full-Scale Error that results from a change in the d.c. power supply voltage, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the power supply is rejected at the output.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the irms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.


**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log 
$$\sqrt{\frac{f_2^2 + \dots + f_{10}^2}{f_1^2}}$$

where  $F_1$  is the RMS power of the fundamental (output) frequency and  $f_2$  through  $f_{10}$  are the RMS power of the first 9 harmonic frequencies in the output spectrum.

- Second Harmonic Distortion (2ND HARM) is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.
- Third Harmonic Distortion (3RD HARM) is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.

20055210



# **Transfer Characteristic**






FIGURE 1. Transfer Characteristic


# 







DNL vs. V<sub>DR</sub> 2 +DNL DNL (LSB) 0 -DNL -1 -2 2.6 2.8 3.2 3.0 OUTPUT DRIVER VOLTAGE (V)


20055221





DNL vs.  $f_{\rm CLK}$ 2 1 +DNL DNL (LSB) 0 -DNL -1 -2 0 20 40 80 SAMPLE RATE (MSPS) 20055219




















# SNR, SINAD, SFDR vs. CLOCK DUTY CYCLE






# Distortion vs. $V_{\rm DR}$

20055231




# SNR, SINAD, SFDR vs. V<sub>CM.w.DataSheet4U.</sub>




#### 20055232


# SNR, SINAD, SFDR vs. Temperature





# 20055234





20055236















# SPECTRAL PLOT, F<sub>IN</sub> = 33 MHz -20 -40 -60 0 5 10 15 20 25 30 35 FREQUENCY (MHz)

20055262



# **Functional Description**

Operating on a single +3.3V supply, the ADC12DL066 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits. The user has the choice of using an internal 1.0 Volt stable reference or using an external reference. Any external reference is buffered on-chip to ease the task of driving that pin.

The output word rate is the same as the clock frequency, which can be between 15 Msps (typical) and 66 Msps with fully specified performance at 66 Msps. The analog input voltage for both channels is acquired at the rising edge of the clock and the digital data for a given sample is delayed by the pipeline for 6 clock cycles. A choice of Offset Binary or Two's Complement output format is selected with the OF pin.

A logic high on the power down (PD) pin reduces the converter power consumption to 75 mW.

# **Applications Information**

### 1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC12DL066:

$$3.0V \le V_A \le 3.6V$$
 $V_D = V_A$ 
 $2.4V \le V_{DR} \le V_D$ 
 $15 \text{ MHz} \le f_{CLK} \le 66 \text{ MHz}$ 
 $0.8V \le V_{REF} \le 1.5V$ 
 $V_{REF}/2 \le V_{CM} \le 1.2V$ 

# 1.1 Analog Inputs

The ADC12DL066 has two analog signal input pairs,  $V_{IN}$  A+ and  $V_{IN}$  A- for one converter and  $V_{IN}$  B+ and  $V_{IN}$  B- for the other converter. Each pair of pins forms a differential input pair. There is one reference input pin,  $V_{REF}$ , for use of an optional external reference.

The analog input circuitry contains an input boost circuit that provides improved linearity over a wide range of analog input voltages. To prevent an on-chip over voltage condition that could impair device reliability, the input signal should never exceed the voltage described as

Peak 
$$V_{IN} \le V_A - 1.0V$$
.

#### 1.2 Reference Pins

The ADC12DL066 is designed to operate with a 1.0V reference, but performs well with reference voltages in the range of 0.8V to 1.5V. Lower reference voltages will decrease the signal-to-noise ratio (SNR) of the ADC12DL066. Increasing the reference voltage (and the input signal swing) beyond 1.5V may degrade THD and SFDR for a full-scale input, especially at higher input frequencies.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The ADC12DL066 will perform well with reference voltages up to 1.5V for full-scale input frequencies up to 10 MHz. However, more headroom is needed as the input frequency increases, so the maximum reference voltage (and input swing) will decrease for higher full-scale input frequencies.

The six Reference Bypass Pins ( $V_{RP}A$ ,  $V_{RM}A$ ,  $V_{RN}A$ ,  $V_{RP}B$ ,  $V_{RM}B$  and  $V_{RN}B$ ) are made available for bypass purposes. The  $V_{RM}A$  and  $V_{RM}B$  pins should each be bypassed to ground

with a 0.1 µF capacitor. A series 1.5 $\Omega$  resistor (5%) and 1.0 µF capacitor ( $\pm 20\%$ ) should be placed between the  $V_{RP}A$  and  $V_{RN}A$  pins and between the  $V_{RP}B$  and  $V_{RN}B$  pins, as shown in *Figure 4*. This configuration is necessary to avoid reference oscillation, which could result in reduced SFDR and/or SNR. Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may result in degraded noise performance. DO NOT LOAD these pins. Loading any of these pins may result in performance degradation. The ADC12DL066 does not have a reference output pin.

The nominal voltages for the reference bypass pins are as follows:

$$\begin{split} &V_{RM}A = V_{RM}B = V_A / 2 \\ &V_{RP}A = V_{RP}B = V_{RM} + V_{REF} / 2 \\ &V_{RN}A = V_{RN}B = V_{RM} - V_{REF} / 2 \end{split}$$

The  $V_{RM}$  pins may be used as common mode voltage ( $V_{CM}$ ) sources for the analog input pins as long as no d.c. current is drawn from them. However, because the voltages at the  $V_{RM}$  pins are half that of the  $V_A$  supply pin, using these pins for common mode voltage sources will result in reduced input headroom (the difference between the  $V_A$  supply voltage and the peak signal voltage at either analog input) and the possibility of reduced THD and SFDR performance. For this reason, it is recommended that  $V_A$  always exceed  $V_{REF}$  by at least 2 Volts when using the  $V_{RM}$  pins as  $V_{CM}$  sources. For high input frequencies it may be necessary to increase this headroom to maintain THD and SFDR performance.

User choice of an on-chip or external reference voltage is provided. The internal 1.0 Volt reference is in use when the the  $\overline{\text{INT}}/\text{EXT}$  REF pin is at a logic low, regardless of any voltage applied to the  $V_{\text{REF}}$  pin. When the  $\overline{\text{INT}}/\text{EXT}$  REF pin is at a logic high, the voltage at the  $V_{\text{REF}}$  pin is used for the voltage reference. Optimum ADC dynamic performance is obtained when the reference voltage is in the range of 0.8V to 1.5V. When an external reference is used, the  $V_{\text{REF}}$  pin should be bypassed to ground with a 0.1  $\mu\text{F}$  capacitor close to the reference input pin. There is no need to bypass the  $V_{\text{REF}}$  pin when the internal reference is used.

There is no direct access to the internal reference voltage. However the nominal value of the reference voltage, whether the internal or an external reference is used, is approximately equal to  $V_{\rm RP}-V_{\rm RN}$ .

### 1.3 Signal Inputs

The signal inputs are  $V_{IN}$  A+ and  $V_{IN}$ A- for one ADC and  $V_{IN}$ B+ and  $V_{IN}$ B- for the other ADC. The input signal,  $V_{IN}$ , is defined as

$$V_{IN} A = (V_{IN}A+) - (V_{IN}A-)$$

for the "A" converter and

$$\mathsf{V}_\mathsf{IN}\;\mathsf{B} = (\mathsf{V}_\mathsf{IN}\mathsf{B} +) - (\mathsf{V}_\mathsf{IN}\mathsf{B} -)$$

for the "B" converter. Figure 2 shows the expected input signal range. Note that the common mode input voltage,  $V_{CM}$ , should be in the range of 0.5V to 1.5V with a nominal value of 1.0V. The ADC12DL066 performs best with a differential input signal with each input centered around a common mode voltage,

nal with each input centered around a common mode voltage,  $V_{\rm CM}$ . The peak-to-peak voltage swing at each analog input pin should not exceed the value of the reference voltage or the output data will be clipped.

The two input signals should be exactly 180° out of phase from each other and of the same amplitude. For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.




FIGURE 2. Expected Input Signal Range

For single frequency sine waves with angular errors of less than  $45^{\circ}$  ( $\pi/4$ ) between the two inputs, the full scale error in LSB can be described as approximately

$$E_{FS} = 2^{(n-1)*} (1 - \cos(dev)) = 2048* (1 - \cos(dev))$$

Where dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to each other (see *Figure 3*). Drive the analog inputs with a source impedance less than  $100\Omega$ .




FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

# 1.3.1 Single-Ended Operation

Single-ended performance is inferior to performance obtained when differential input signals are used. For this reason, single-ended operation is not recommended. However, if single ended-operation is required and the resulting performance degradation is acceptable, one of the analog inputs should be connected to the d.c. mid point voltage of the driven input. The peak-to-peak differential input signal at the driven input pin should be twice the reference voltage to maximize SNR and SINAD performance (*Figure 2b*). For example, set  $V_{REF}$  to 0.5V, bias  $V_{IN}^-$  to 1.0V and drive  $V_{IN}^+$  with a signal range of 0.5V to 1.5V.

Because very large input signal swings can degrade distortion performance, better performance with a single-ended input can be obtained by reducing the reference voltage when maintaining a full-range output. *Table 1* and *Table 2* indicate the input to output relationship of the ADC12DL066. Note again that single-ended operation of the ADC12D040 is not recommended because of the degraded performance that results. A single-ended to differential conversion circuit is shown in *Figure 5*.

TABLE 1. Input to Output Relationship – Differential Input

V <sub>IN+</sub>	V <sub>IN-</sub>	Binary Output	2's Complement Output
V <sub>CM</sub> - V <sub>REF</sub> / 2	V <sub>CM</sub> + V <sub>REF / 2</sub>	0000 0000 0000	1000 0000 0000
V <sub>CM</sub> - V <sub>REF / 4</sub>	V <sub>CM</sub> + V <sub>REF</sub> / 4	0100 0000 0000	1100 0000 0000
V <sub>CM</sub>	V <sub>CM</sub>	1000 0000 0000	0000 0000 0000
V <sub>CM</sub> + V <sub>REF</sub> / 4	V <sub>CM</sub> – V <sub>REF</sub> / 4	1100 0000 0000	0100 0000 0000
V <sub>CM</sub> + V <sub>REF</sub> / 2	V <sub>CM</sub> – V <sub>REF</sub> / 2	1111 1111 1111	0111 1111 1111

TABLE 2. Input to Output Relationship – Single-Ended Input

V <sub>IN+</sub>	V <sub>IN-</sub>	Binary Output	2's Complement Output
V <sub>CM</sub> - V <sub>REF</sub>	V <sub>CM</sub>	0000 0000 0000	1000 0000 0000
V <sub>CM</sub> – V <sub>REF</sub> / 2	V <sub>CM</sub>	0100 0000 0000	1100 0000 0000
V <sub>CM</sub>	V <sub>CM</sub>	1000 0000 0000	0000 0000 0000
V <sub>CM</sub> + V <sub>REF</sub> / 2	V <sub>CM</sub>	1100 0000 0000	0100 0000 0000
V <sub>CM</sub> + V <sub>REF</sub>	V <sub>CM</sub>	1111 1111 1111	0111 1111 1111

#### 1.3.2 Driving the Analog Inputs

The  $\rm V_{IN}^{+}$  and the  $\rm V_{IN}^{-}$  inputs of the ADC12DL066 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 8 pF when the clock is low, and 7 pF when the clock is high.

As the internal sampling switch opens and closes, current pulses occur at the analog input pins, resulting in voltage spikes at these pins. As a driving amplifier attempts to counteract these voltage spikes, a damped oscillation may appear at the ADC analog inputs. Do not attempt to filter out these pulses. Rather, use amplifiers to drive the ADC12DL066 input pins that are able to react to these pulses and settle before the switch opens and another sample is taken. The LMH6550, LMH6702, LMH6628, LMH6622 and the LMH6655 are good amplifiers for driving the ADC12DL066.

To help isolate the pulses at the ADC input from the amplifier output, use RCs at the inputs, as can be seen in *Figure 4* and *Figure 5*. These components should be placed close to the ADC inputs because the input pins of the ADC is the most sensitive part of the system and this is the last opportunity to filter that input.

For Nyquist applications the RC pole should be at the ADC sample rate. The ADC input capacitance in the sample mode should be considered when setting the RC pole. Setting the pole in this manner will provide best SNR performance.

To obtain best SINAD and ENOB performance, reduce the RC time constant until SNR and THD are numerically equal to each other. To obtain best distortion and SFDR performance, eliminate the RC altogether.




FIGURE 4. Application Circuit using Transformer or Differential Op-Amp Drive Circuit




FIGURE 5. Differential Drive Circuit using a fully differential amplifier.

For undersampling applications, the RC pole should be set at about 1.5 to 2 times the maximum input frequency to maintain a linear delay response.

Note that the ADC12DL066 is not designed to operate with single-ended inputs. However, doing so is possible if the degraded performance is acceptable. See Section 1.3.1.

Figure 4 shows a narrow band application with a transformer used to convert single-ended input signals to differential. Figure 5 shows the use of a fully differential amplifier for single-

ended to differential conversion. The LMH6550 is recommended for single-ended to differential conversion when d.c. or very low frequencies must be accommodated. Of course, the LMH6550 may also be used to amplify differential signals.

# 1.3.3 Input Common Mode Voltage

The input common mode voltage,  $V_{CM}$ , should be of a value such that the peak excursions of the analog signal does not go more negative than ground or more positive than 1.0 Volt

below the  $V_A$  supply voltage. The nominal  $V_{CM}$  should generally be about  $V_{REF}/2$ , but  $V_{RB}A$  and  $V_{RB}B$  can be used as a  $V_{CM}$  source as long as no d.c. current is drawn from either of these pins.

#### 2.0 DIGITAL INPUTS

Digital TTL/CMOS compatible inputs consist of CLK,  $\overline{\text{OEA}}$ ,  $\overline{\text{OEB}}$ , OF,  $\overline{\text{INT}}/\text{EXT}$  REF and PD.

# 2.1 The CLK Pin

The **CLK** signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range of 15 MHz to 75 MHz with rise and fall times of 2 ns or less. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

If the **CLK** is interrupted, or its frequency too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the lowest sample.

The ADC clock line should be considered to be a transmission line and be series terminated at the source end to match the source impedance with the characteristic impedance of the clock line. It generally is not necessary to terminate the far (ADC) end of the clock line, but if a single clock source is driving more than one device (a condition that is generally not recommended), far end termination may be needed. The far end termination should be near but beyond the ADC clock pin as seen from the clock source.

It is highly desirable that the the source driving the ADC **CLK** pin only drive that pin. However, if that source is used to drive other things, each driven pin should be a.c. terminated with a series RC to ground, as shown in *Figure 4*, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \geq \frac{4 \times t_{PD} \times L}{Z_{Q}}$$

where  $t_{PD}$  is the signal propagation time in ns/unit length, "L" is the line length and  $Z_{O}$  is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical  $t_{PD}$  is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and  $t_{PD}$  should be the same (inches or centimeters).

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC12DL066 is designed to maintain performance over a range of duty cycles. While it is specified and performance is guaranteed with a 50% clock duty cycle, performance is typically maintained over a clock duty cycle range of 43% to 57% at 66 Msps.

Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 for information on setting characteristic impedance.

# 2.2 The OEA, OEB Pins

The OEA and OEB pins, when high, put the output pins of their respective converters into a high impedance state. When either of these pins is low, the corresponding outputs are in the active state. The ADC12DL066 will continue to convert whether these pins are high or low, but the output can not be read while the pin is high.

Since ADC noise increases with increased output capacitance at the digital output pins, do not use the TRI-STATE outputs of the ADC12DL066 to drive a bus. Rather, each output pin should be located close to and drive a single digital input pin. To further reduce ADC noise, a 100  $\Omega$  resistor in series with each ADC digital output pin, located close to their respective pins, should be added to the circuit.

### 2.3 The PD Pin

The PD pin, when high, holds the ADC12DL066 in a powerdown mode to conserve power when the converter is not being used. The power consumption in this state is 75 mW with a 66 MHz clock and 40mW if the clock is stopped when PD is high. The output data pins are undefined and the data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the components on pins 4, 5, 6, 12, 13 and 14 and is about 500  $\,\mu s$  with the recommended components on the  $V_{RP},\,V_{RM}$  and  $V_{RN}$  reference bypass pins. These capacitors loose their charge in the Power Down mode and must be recharged by on-chip circuitry before conversions can be accurate. Smaller capacitor values allow slightly faster recovery from the power down mode, but can result in a reduction in SNR, SINAD and ENOB performance.

#### 2.4 The OF Pin

The output data format is offset binary when the OF pin is at a logic low or 2's complement when the OF pin is at a logic high. While the sense of this pin may be changed "on the fly," doing this is not recommended as the output data could be erroneous for a few clock cycles after this change is made.

#### 2.5 The INT/EXT REF Pin

The  $\overline{\text{INT}}/\text{EXT}$  REF pin determines whether the internal reference or an external reference voltage is used. With this pin at a logic low, the internal 1.0V reference is in use. With this pin at a logic high an external reference must be applied to the  $V_{\text{REF}}$  pin, which should then be bypassed to ground. There is no need to bypass the  $V_{\text{REF}}$  pin when the internal reference is used. There is no access to the internal reference voltage, but its value is approximately equal to  $V_{\text{RP}} - V_{\text{RN}}$ .

# 3.0 DATA OUTPUT PINS

The ADC12DL066 has 24 TTL/CMOS compatible Data Output pins. Valid data is present at these outputs while the  $\overline{\text{OE}}$  and PD pins are low. While the  $t_{\text{OD}}$  time provides information about output timing,  $t_{\text{OD}}$  will change with a change of clock frequency. At the rated 66 MHz clock rate, the data transition can be coincident with the rise of the clock and about 7 ns before the fall of the clock (depending upon  $V_{\text{DR}}$ ), so the *falling edge* of the clock should be used to capture the output data. At lower clock frequencies the data transition occurs a little after the rising edge of the clock, but the fall of the clock still appears to be the best edge for data capture. However, circuit board layout will affect relative delays of the clock and data, so it is important to consider these relative delays when designing the digital interface.

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{\rm DR}$  and DR GND. These large charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 15 pF/pin will cause  $t_{\rm OD}$  to increase, making it difficult to properly latch the ADC output data. The result could be an apparent reduction in dynamic performance.

To minimize noise due to output switching, minimize the load currents at the digital outputs. This can be done by connecting buffers (74AC541, for example) between the ADC outputs and any other circuitry. Only one driven input should be connected to each output pin. Additionally, inserting series resistors of about  $100\Omega$  at the digital outputs, close to the ADC pins, will isolate the outputs from trace and other circuit capacitances and limit the output currents, which could otherwise result in performance degradation. See *Figure 4*.

Note that, although the ADC12DL066 has Tri-State outputs, these outputs should not be used to drive a bus and the charging and discharging of large capacitances can degrade SNR performance. Each output pin should drive only one pin of a receiving device and the interconnecting lines should be as short as practical.

### **4.0 POWER SUPPLY CONSIDERATIONS**

The power supply pins should be bypassed with a 10  $\mu$ F capacitor and with a 0.1  $\mu$ F ceramic chip capacitor within a centimeter of each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12DL066 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV<sub>P-P</sub>.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

The  $V_{DR}$  pin provides power for the output drivers and may be operated from a supply in the range of 2.4V to  $V_D$  (nominal 5V). This can simplify interfacing to lower voltage devices and systems. Note, however, that  $t_{OD}$  increases with reduced  $V_{DR}$ . DO NOT operate the  $V_{DR}$  pin at a voltage higher than  $V_D$ .

#### 5.0 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12DL066 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DR GND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DR GND pins should NOT be connected to system ground in close proximity to any of the ADC12DL066's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

The effects of the noise generated from the ADC output switching can be minimized through the use of  $100\Omega$  resistors in series with each data output line. Locate these resistors as close to the ADC output pins as possible.




FIGURE 6. Example of a Suitable Layout

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should *not* be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

Figure 6 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board. All digital circuitry and I/O lines should be placed in the digital area of the board. The ADC12DL066 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

# **6.0 DYNAMIC PERFORMANCE**

To achieve the best dynamic performance, the clock source driving the CLK input must be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 7*. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented.




FIGURE 7. Isolating the ADC Clock from other Circuitry with a Clock Tree

Best performance will be obtained with a differential input drive, compared with a single-ended drive, as discussed in Sections 1.3.1 and 1.3.2.

As mentioned in Section 5.0, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.

#### 7.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital components (e.g., 74F devices) to exhibit overshoot or undershoot that goes above the power supply or below ground. A resistor of about  $47\Omega$  to  $100\Omega$  in series with any offending digital input, close to the signal source, will eliminate the problem.

Do not allow input voltages to exceed the supply voltage, even on a transient basis. Not even during power up or power down

Be careful not to overdrive the inputs of the ADC12DL066 with a device that is powered from supplies outside the range of the ADC12DL066 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{\rm DR}$  and DR GND. These large charging current spikes can couple into the analog circuitry, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital areas on the pc board will reduce this problem.

Additionally, bus capacitance beyond the specified 15 pF/pin will cause  $t_{\rm OD}$  to increase, making it difficult to properly latch the ADC output data. The result could, again, be an apparent reduction in dynamic performance.

The digital data outputs should be buffered (with 74AC541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC12DL066, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is  $100\Omega$ .

**Using an inadequate amplifier to drive the analog input.** As explained in Section 1.3, the capacitance seen at the input alternates between 8 pF and 7 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. A small series resistor at each amplifier output and a capacitor at the analog inputs (as shown in *Figure 3* and *Figure 5*) will improve performance. The LMH6702 and the LMH6628 have been successfully used to drive the analog inputs of the ADC12DL066.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180° out of phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will affect the effective phase between these two signals. Remember that an opera-

tional amplifier operated in the non-inverting configuration will exhibit more time delay than will the same device operating in the inverting configuration.

Operating with the reference pins outside of the specified range. As mentioned in Section 1.2,  $V_{\rm REF}$  should be in the range of


$$0.8 \text{V} \leq \text{V}_{\text{REF}} \leq 1.5 \text{V}$$

Operating outside of these limits could lead to performance degradation.

Inadequate network on Reference Bypass pins ( $V_{RP}A$ ,  $V_{RN}A$ ,  $V_{RM}A$ ,  $V_{RP}B$ ,  $V_{RN}B$  and  $V_{RM}B$ ). As mentioned in Sec-

tion 1.2, these pins should be bypassed with 0.1  $\mu$ F capacitors to ground at  $V_{RM}A$  and  $V_{RM}B$  and with a series RC of 1.5  $\Omega$  and 1.0  $\mu$ F between pins  $V_{RP}A$  and  $V_{RN}A$  and between  $V_{RP}B$  and  $V_{RN}B$  for best performance.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR and SINAD performance.



64-Lead TQFP Package Ordering Number ADC12DL066CIVS NS Package Number VECO64A

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

# LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: new.feedback@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com