OBSOLETE



www.ti.com

SNAS013D - JANUARY 2000 - REVISED APRIL 2013

ADC14061 Self-Calibrating 14-Bit, 2.5 MSPS, 390 mW A/D Converter

Check for Samples: ADC14061

## FEATURES

- Single +5V Operation
- Auto-Calibration
- Power Down Mode
- TTL/CMOS Input/Output compatible

# **APPLICATIONS**

- Instrumentation
- PC-Based Data Acquisition
- Data Communications
- Blood Analyzers
- Sonar/Radar

# **KEY SPECIFICATIONS**

- Resolution: 14 Bits
- Conversion Rate: 2.5 Msps (min)
- DNL 0.3 LSB (typ)
- SNR (f<sub>IN</sub> = 500 kHz): 80 dB (typ)
- ENOB: 12.8 Bits (typ)
- Supply Voltage: +5V ±5%
- Power Consumption: 390 mW (typ)

## **CONNECTION DIAGRAM**

## DESCRIPTION


The ADC14061 is a self-calibrating 14-bit, 2.5 Megasample per second analog to digital converter. It operates on a single +5V supply, consuming just 390mW (typ).

The ADC14061 provides an easy and affordable upgrade from 12 bit converters. The ADC14061 may also be used to replace many hybrid converters with a resultant saving of space, power and cost.

The ADC14061 operates with excellent dynamic performance at input frequencies up to ½ the clock frequency. The calibration feature of the ADC14061 can be used to get more consistent and repeatable results over the entire operating temperature range. On-command self-calibration reduces many of the effects of temperature-induced drift, resulting in more repeatable conversions.

The Power Down feature reduces power consumption to less than 2mW.

The ADC14061 comes in a LQFP and is designed to operate over the commercial temperature range of  $0^{\circ}$ C to +70°C.



See Package Number PBG


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNAS013D – JANUARY 2000 – REVISED APRIL 2013

www.ti.com

Block Diagram





SNAS013D - JANUARY 2000 - REVISED APRIL 2013

#### PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS

Pin No.	Symbol	Equivalent Circuit	Description
Analog	g I/O		
1	V <sub>IN</sub> +		Non-Inverting analog signal Input. With a 2.0V reference voltage and a 2.0V common mode voltage, $V_{CM}$ , the input signal voltage range is from 1.0 volt to 3.0 Volts.
4	V <sub>IN</sub> -		Inverting analog signal Input. With a 2.0V reference voltage and a 2.0V common mode voltage, $V_{CM}$ , the input signal voltage range is from 1.0 Volt to 3.0 Volts. The input signal should be balanced for best performance.
48	V <sub>REF</sub> + IN		Positive reference input. This pin should be bypassed to AGND with a 0.1 $\mu$ F monolithic capacitor. V <sub>REF</sub> + minus V <sub>REF</sub> - IN should be a minimum of 1.8V and a maximum of 2.2V. The full-scale input voltage is equal to V <sub>REF</sub> + IN minus V <sub>REF</sub> - IN.
47	V <sub>REF</sub> - IN	AGND 4k	Negative reference input. In most applications this pin should be connected to AGND and the full reference voltage applied to V <sub>REF</sub> + <sub>IN</sub> . If the application requires that V <sub>REF</sub> - <sub>IN</sub> be offset from AGND, this pin should be bypassed to AGND with a 0.1 $\mu$ F monolithic capacitor. V <sub>REF</sub> + <sub>IN</sub> minus V <sub>REF</sub> - <sub>IN</sub> should be a minimum of 1.8V and a maximum of 2.2V. The full-scale input voltage is equal to V <sub>REF</sub> + <sub>IN</sub> minus V <sub>REF</sub> - <sub>IN</sub> .
50	V <sub>REF</sub> + OUT		Output of the high impedance positive reference buffer. With a 2.0V reference input, and with a V <sub>CM</sub> of 2.0V, this pin will have a 3.0V output voltage. This pin should be bypassed to AGND with a 0.1 $\mu$ F monolithic capacitor in parallel with a 10 $\mu$ F capacitor.
49	REF <sup>=</sup> OUT	50 49 AGND	The output of the negative reference buffer. With a 2.0V reference and a $V_{CM}$ of 2.0V, this pin will have a 1.0V output voltage. This pin should be bypassed to AGND with a 0.1 $\mu$ F monolithic capacitor in parallel with a 10 $\mu$ F capacitor.
52	V <sub>REF (MID)</sub>	VA 52 AGND	Output of the reference mid-point, nominally equal to 0.4 $V_{\rm A}$ (2.0V). This pin should be bypassed to AGND with a 0.1 $\mu F$ monolithic capacitor. This voltage is derived from $V_{CM}.$
51	V <sub>CM</sub>	12 AGND	Input to the common mode buffer, nominally equal to 40% of the supply voltage (2.0V). This pin should be bypassed to AGND with a 0.1 $\mu$ F monolithic capacitor. Best performance is obtained if this pin is driven with a low impedance source of 2.0V.

SNAS013D-JANUARY 2000-REVISED APRIL 2013

www.ti.com

NSTRUMENTS

Texas

## PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

Pin No.	Symbol	Equivalent Circuit	quivalent Circuit Description					
Digital	Digital I/O							
10	Clock	TO T	Digital clock input. The input voltage is captured t <sub>AD</sub> after the fall of the clock signal. The range of frequencies for this input is 300 kHz to 2.5 MHz. The clock frequency should not be changed or interrupted during conversion or while reading data output.					
11	CAL		CAL is a level-sensitive digital input that, when pulsed high for at least two clock cycles, puts the ADC into the CALIBRATE mode. Calibration should be performed upon ADC power-up (after asserting a reset) and each time the temperature changes by more than 50°C since the ADC14061 was last calibrated. See for more information.					
40	RESET		RESET is a level-sensitive digital input that, when pulsed high for at least 2 CLOCK cycles, results in the resetting of the ADC. This reset pulse must be applied after ADC power-up, before calibration.					
18	RD		$\overline{\text{RD}}$ is the (READ) digital input that, when low, enables the output data buffers. When this input pin is high, the output data bus is in a high impedance state.					
44	PD		$\overline{\text{PD}}$ is the Power Down input that, when low, puts the converter into the power down mode. When this pin is high, the converter is in the active mode.					
17	EOC		EOC is a digital output that, when low, indicates the availability of new conversion results at the data output pins.					
23-32 35-38	D00-13	V <sub>D</sub> 1/0	Digital data outputs that make up the 14-bit TRI-STATE conversion results. D00 is the LSB, while D13 is the MSB (SIGN bit) of the two's complement output word.					



SNAS013D - JANUARY 2000 - REVISED APRIL 2013

# PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

Pin No.	Symbol	Equivalent Circuit	Description				
Analog	nalog Power						
6, 7, 45	V <sub>A</sub>		Positive analog supply pins. These pins should be connected to a clean, quiet +5V source and bypassed to AGND with 0.1 $\mu$ F monolithic capacitors in parallel with 10 $\mu$ F capacitors, both located within 1 cm of these power pins.				
5, 8, 46	AGND		The ground return for the analog supply. AGND and DGND should be connected together directly beneath the ADC14061 package. See LAYOUT AND GROUNDING for more details).				
Digital	Power						
20	V <sub>D</sub>		Positive digital supply pin. This pin should be connected to the same clean, quiet +5V source as is $V_A$ and bypassed to DGND with a 0.1 $\mu$ F monolithic capacitor in parallel with a 10 $\mu$ F capacitor, both located within 1 cm of the power pin.				
12,13 14,19, 41,42, 43	DGND		The ground return for the digital supply. AGND and DGND should be connected together directly beneath the ADC14061 package. See LAYOUT AND GROUNDING for more details.				
34	V <sub>D</sub> I/O		Positive digital supply pin for the ADC14061's output drivers. This pin should be connected to a +3V to +5V source and bypassed to DGND I/O with a 0.1 $\mu$ F monolithic capacitor. If the supply for this pin is different from the supply used for V <sub>A</sub> and V <sub>D</sub> , it should also be bypassed with a 10 $\mu$ F capacitor. All bypass capacitors should be located within 1 cm of the supply pin.				
33	DGND I/O		The ground return for the digital supply for the ADC14061's output drivers. This pin should be connected to the system digital ground, but not be connected in close proximity to the ADC14061's DGND or AGND pins. See LAYOUT AND GROUNDING for more details.				
NC	NC						
2, 3, 9, 15, 16, 21, 22, 39	NC		All pins marked NC (no connect) should be left floating. Do not connect the NC pins to ground, power supplies, or any other potential or signal. These pins are used for test in the manufacturing process.				



SNAS013D - JANUARY 2000 - REVISED APRIL 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ABSOLUTE MAXIMUM RATINGS (1)(2)

Supply Voltage (V <sub>A</sub> , V <sub>D</sub> , V <sub>D</sub> I/O)	6.5V	
Voltage on Any I/O Pin		-0.3V to V <sup>+</sup> +0.3V
Input Current at Any Pin <sup>(3)</sup>		±25mA
Package Input Current <sup>(3)</sup>		±50mA
Power Dissipation at $T_A = 25^{\circ}C$		See <sup>(4)</sup>
ESD Susceptibility <sup>(5)</sup>	ESD Susceptibility <sup>(5)</sup> Human Body Model	
	Machine Model	200V
Soldering Temp., Infrared, 10 sec.	300°C	
Storage Temperature		−65°C to +150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) When the input voltage at any pin exceeds the power supplies (that is, V<sub>IN</sub> < AGND or V<sub>IN</sub> > V<sub>A</sub> or V<sub>D</sub>), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.
- (4) The absolute maximum junction temperature (T<sub>J</sub>max) for this device is 150°C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>MAX = (T<sub>J</sub>max T<sub>A</sub>)/θ<sub>JA</sub>. In the 52-pin LQFP, θ<sub>JA</sub> is 70°C/W, so P<sub>D</sub>MAX = 1,785 mW at 25°C and 1,143 mW at the maximum operating ambient temperature of 70°C. Note that the power dissipation of this device under normal operation will typically be about 410 mW (390 mW quiescent power + 20 mW due to 1 TTL load on each digital output. The values for maximum power dissipation listed above will be reached only when the ADC14061 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (5) Human body model is 100 pF capacitor discharged through a 1.5kΩ resistor. Machine model is 220 pF discharged through ZERO Ω.

## **OPERATING RATINGS** <sup>(1)(2)</sup>

Operating Temperature Range	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
V <sub>A</sub> , V <sub>D</sub>	+4.75V to +5.25V
V <sub>D</sub> I/O	2.7V to V <sub>D</sub>
V <sub>REF</sub> – IN	1.0V to 3.0V
V <sub>REF</sub> - IN	AGND to 0.1V
Digital Inputs	-0.05V to V <sub>D</sub> + 0.05V
$ V_A - V_D $	≤ 100 mV
AGND - DGND	0V to 100 mV

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND = AGND = DGND I/O = 0V, unless otherwise specified.





SNAS013D - JANUARY 2000 - REVISED APRIL 2013

www.ti.com

## CONVERTER ELECTRICAL CHARACTERISTICS

The following specifications apply for AGND = DGND = DGND I/O = 0V,  $V^+ = V_A = V_D = +5.0V$ ,  $V_D I/O = 3.0V$  or 5.0V,  $\overline{PD} = -5.0V$ ,  $\overline{PD} = -5.0V$ ,  $V_D I/O = -5.0V$ ,  $\overline{PD} = -5.0V$ , +5V,  $V_{REF+IN}$  = +2.0V,  $V_{REF-IN}$  = AGND,  $f_{CLK}$  = 2.5 MHz,  $C_L$  = 50 pF/pin. After Auto-Cal @ Temperature. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ : all other limits  $T_A = T_J = 25^{\circ}C^{(1)(2)(3)(4)}$ 

Symbol	Parameter	Conditions		Typical <sup>(5)</sup>	Limits <sup>(6)</sup>	Units
Static Conv	verter Characteristics					
	Resolution with No Missing Codes				14	Bits(min)
INL	Integral Non Linearity			±0.75	±2.5	LSB(max)
DNL	Differential Non Linearity			±0.3	±1.0	LSB(max)
	Full-Scale Error			±0.4	±2.8	% FS(max)
	Zero Error			+0.1	±0.6	% FS(max)
Reference	and Analog Input Characterist	ics				
V <sub>IN</sub>	Input Voltage Range (V <sub>IN+</sub> - V <sub>IN-</sub> )	V <sub>REF</sub> = V <sub>REF</sub> + IN - V <sub>REF</sub> + IN	ı <b>-</b>	2.0	1.8 2.2	V(min) V(max)
0			(CLK LOW)	12		pF
CIN	Input Capacitance	V <sub>IN</sub> = 1.0V + 0.7Vrms	(CLK HIGH)	28		pF
V <sub>REF</sub>	Reference Voltage Range [( $V_{REF}+_{IN}$ ) - ( $V_{REF}{IN}$ )] <sup>(7)</sup>			2.00	1.8 2.2	V(min) V(max)
	Reference Input Resistance			3.5		ΚΩ
Dynamic C	onverter Characteristics			•	•	
BW	Full Power Bandwidth			45		MHz
SNR	Signal-to-Noise Ratio	f <sub>IN</sub> = 500 kHz, V <sub>IN</sub> = 1.9V <sub>P-F</sub>	þ	80		dB
SINAD	Signal-to-Noise & Distortion	f <sub>IN</sub> = 500 kHz, V <sub>IN</sub> = 1.9V <sub>P-F</sub>	5	79		dB
ENOB	Effective Number of Bits	f <sub>IN</sub> = 500 kHz, V <sub>IN</sub> = 1.9V <sub>P-P</sub>		12.8		Bits
THD	Total Harmonic Distortion	f <sub>IN</sub> = 500 kHz, V <sub>IN</sub> = 1.9V <sub>P-P</sub>		-88		dB
SFDR	Spurious Free Dynamic Range	$f_{IN} = 500 \text{ kHz}, V_{IN} = 1.9 V_{P-F}$	2	90		dB
IMD	Intermodulation Distortion	f <sub>IN1</sub> = 95 kHz f <sub>IN2</sub> = 105 kHz		-97		dB

(1) The inputs are protected as shown below. Input voltage magnitudes up to 5V above V<sub>A</sub> or to 5V below GND will not damage this device, provided current is limited per Note 3 under the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above V<sub>A</sub> or below GND by more than 100 mV. As an example, if V<sub>A</sub> is 4.75 V<sub>DC</sub>, the full-scale input voltage must be ≤4.85V<sub>DC</sub> to ensure accurate conversions

(2) To ensure accuracy, it is required that V<sub>A</sub> and V<sub>D</sub> be connected together and to the same power supply with separate bypass capacitors at each V<sup>+</sup> pin.

 (3) With the test condition for V<sub>REF</sub> = (V<sub>REF</sub> - V<sub>REF</sub> -) given as +2.0V, the 14-bit LSB is 122 μV.
(4) Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and negative full-scale.

Typical figures are at  $T_A = T_J = 25^{\circ}C$ , and represent most likely parametric norms.

Tested limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level). (6)

(7) Optimum SNR performance will be obtained by keeping the reference input in the 1.8V to 2.2V range. The LM4041CIM3-ADJ (SOT-23 package), the LM4041CIZ-ADJ (TO-92 package), or the LM4041CIM-ADJ (SO-8 package) bandgap voltage reference is recommended for this application.



SNAS013D - JANUARY 2000 - REVISED APRIL 2013

### DC AND LOGIC ELECTRICAL CHARACTERISTICS

The following specifications apply for AGND = DGND = DGND I/O = 0V, V<sup>+</sup> = V<sub>A</sub> = V<sub>D</sub> = +5.0V, V<sub>D</sub> I/O = 3.0V or 5.0V,  $\overline{PD}$  = +5V, V<sub>REF+</sub> = +2.0V, V<sub>REF IN</sub> = AGND, f<sub>CLK</sub> = 2.5 MHz, RS = 25 $\Omega$ , C<sub>L</sub> = 50 pF/pin. After Auto-Cal @ Temperature. **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>:** all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C<sup>(1)</sup> (2) (3)

Symbol	Parameter	Conditions	Typical (4)	Limits (5)	Units
CLOCK, RD	, PD Digital Input Characteristi	cs		L	
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sup>+</sup> = 5.25V		2.0	V(min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sup>+</sup> = 4.75V		0.8	V(max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 5.0V	5		μA
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{IN} = 0V$	-5		μA
C <sub>IN</sub>	V <sub>IN</sub> Input Capacitance		5		pF
CAL, RESE	Digital Input Characteristics				
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sup>+</sup> = 5.25V		3.5	V(min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sup>+</sup> = 4.75V		1.0	V(max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 5.0V	5		μA
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{IN} = 0V$	-5		μA
C <sub>IN</sub>	Input Capacitance		5		pF
D00 - D13 D	igital Output Characteristics	•		•	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sub>D</sub> I/O = 4.75V, I <sub>OUT</sub> = −360 µA		4.5	V(min)
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_D I/O = 2.7V, I_{OUT} = -360 \text{ mA}$		2.5	V(min)
		V <sub>D</sub> I/O = 5.25V, I <sub>OUT</sub> = 1.6 mA		0.4	V(max)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sub>D</sub> I/O = 3.3V, I <sub>OUT</sub> = 1.6 μA		0.4	V(max)
1		V <sub>OUT</sub> = 3V or 5V	100		nA
l <sub>oz</sub>	TRI-STATE Output Current	$V_{OUT} = 0V$	-100		nA
+I <sub>SC</sub>	Output Short Circuit Source Current	$V_{OUT} = 0V, V_D I/O = 3V$	-10		mA
-I <sub>SC</sub>	Output Short Circuit Sink Current	$V_{OUT} = V_D I/O = 3V$	12		mA
Power Supp	ly Characteristics				
I <sub>A</sub>	Analog Supply Current	$\overline{PD} = V_D I/O$	70	85	mA(max)
I <sub>D</sub>	Digital Supply Current	PD = V <sub>D</sub> I/O	7	8	mA(max)
I <sub>D</sub> I/O	Output Bus Supply Current	$\overline{PD} = V_D I/O$	1	2	mA(max)
	Total Down Concurrent's	$\overline{PD} = V_D I/O$	390	475	mW(max)
	Total Power Consumption	PD = DGND	<2		mW
PSRR	Power Supply Rejection Ratio	250 mV_{PP} DC to 10 MHz riding on VA $^{1\!\!2}\text{LSB}$ Error	54		dB

(1) The inputs are protected as shown below. Input voltage magnitudes up to 5V above V<sub>A</sub> or to 5V below GND will not damage this device, provided current is limited per Note 3 under the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above V<sub>A</sub> or below GND by more than 100 mV. As an example, if V<sub>A</sub> is 4.75 V<sub>DC</sub>, the full-scale input voltage must be ≤4.85V<sub>DC</sub> to ensure accurate conversions

(2) To ensure accuracy, it is required that V<sub>A</sub> and V<sub>D</sub> be connected together and to the same power supply with separate bypass capacitors at each V<sup>+</sup> pin.

With the test condition for  $V_{REF} = (V_{REF} - V_{REF} -)$  given as +2.0V, the 14-bit LSB is 122  $\mu$ V. Typical figures are at  $T_A = T_J = 25^{\circ}$ C, and represent most likely parametric norms. Tested limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level). (3)

(4)

(5)



SNAS013D - JANUARY 2000 - REVISED APRIL 2013

www.ti.com

#### **AC ELECTRICAL CHARACTERISTICS**

The following specifications apply for AGND = DGND = DGND I/O = 0V, V<sup>+</sup> = V<sub>A</sub> = V<sub>D</sub> = +5.0V, V<sub>D</sub> I/O = 3.0V or 5.0V,  $\overline{PD}$  = +5V, V<sub>REF</sub><sup>\*</sup> = +2.0V, V<sub>REF IN</sub> = AGND, f<sub>CLK</sub> = 2.5 MHz, RS = 25Ω, C<sub>L</sub> = 50 pF/pin. After Auto-Cal @ Temperature. Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>: all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C<sup>(1)</sup> (2) (3)(4)

Symbol	Parameter	Conditions	Typical (5)	Limits (6)	Units (Limits)
4	Conversion Clock (CLOCK) Frequency		300		kHz(min)
f <sub>CLK</sub>			3	2.5	MHz(max)
	Conversion Clock Duty Cycle		45 55		%(min) %(max)
t <sub>CONV</sub>	Conversion Latency		13		Clock Cycles
t <sub>AD</sub>	Aperture Delay		9		ns
t <sub>OD</sub>	Falling Edge of CLK to Data Valid		50		ns
t <sub>EOCL</sub>	Falling edge of CLK to falling edge of EOC		1/(4f <sub>CLK</sub> )	90 130	ns(min) ns(max)
t <sub>DATA_VALID</sub>	Falling edge of CLOCK to Data Valid		1/(8f <sub>CLK</sub> )	38 95	ns(min) ns(max)
t <sub>ON</sub>	RD low to data valid on D00 -D13		23	33	ns(max)
t <sub>OFF</sub>	RD high to D00 -D13 in TRI-STATE		25	33	ns(max)
t <sub>CAL</sub>	Calibration Time		110		ms

(1) The inputs are protected as shown below. Input voltage magnitudes up to 5V above V<sub>A</sub> or to 5V below GND will not damage this device, provided current is limited per Note 3 under the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above V<sub>A</sub> or below GND by more than 100 mV. As an example, if V<sub>A</sub> is 4.75 V<sub>DC</sub>, the full-scale input voltage must be ≤4.85V<sub>DC</sub> to ensure accurate conversions

(2) To ensure accuracy, it is required that V<sub>A</sub> and V<sub>D</sub> be connected together and to the same power supply with separate bypass capacitors at each V<sup>+</sup> pin.

(3) With the test condition for  $V_{REF} = (V_{REF} - V_{REF})$  given as +2.0V, the 14-bit LSB is 122  $\mu$ V.

(4) Timing specifications are tested at the TTL logic levels,  $V_{IL} = 0.4V$  for a falling edge and  $\dot{V}_{IH} = 2.4V$  for a rising edge. TRI-STATE output voltage is forced to 1.4V.

(5) Typical figures are at  $T_A = T_J = 25^{\circ}$ C, and represent most likely parametric norms.

(6) Tested limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).




Figure 1. ESD Protection Scheme for Digital Input pins





Figure 2. ESD Protection Scheme for Analog Input and Digital Output pins

SNAS013D - JANUARY 2000 - REVISED APRIL 2013

www.ti.com

INSTRUMENTS


TEXAS










SNAS013D – JANUARY 2000 – REVISED APRIL 2013














SNAS013D – JANUARY 2000 – REVISED APRIL 2013





OBSOLETE



www.ti.com

SNAS013D – JANUARY 2000 – REVISED APRIL 2013

### SPECIFICATION DEFINITIONS

- **APERTURE JITTER** is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.
- APERTURE DELAY is the time required after the falling edge of the clock for the sampling switch to open. In other words, for the Track/Hold circuit to go from "track" mode into the "hold" mode. The Track/Hold circuit effectively stops capturing the input signal and goes into the "hold" mode to the fall of the clock.
- DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB
- EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD -1.76) / 6.02
- **FULL SCALE ERROR** is the difference between the input voltage  $[(V_{IN}+) (V_{IN}-)]$  just causing a transition to positive full scale and  $V_{REF} 1.5$  LSB, where  $V_{REF}$  is  $(V_{REF}+_{IN}) (V_{REF}-_{IN})$
- **FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input
- **INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dB
- **INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (the last code transition). The deviation of any given code from this straight line is measured from the center of that code value
- **MISSING CODES** are those output codes that are skipped and will never appear at the ADC outputs. These codes can not be reached by any input value
- **OUTPUT DELAY** is the time delay after the falling edge of the input clock before the data update is present at the output pins
- **PIPELINE DELAY (LATENCY)** is the number of clock cycles between initiation of conversion and when that data is presented to the output stage. Data for any given sample is available the Pipeline Delay plus the Output Delay after that sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay
- **POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well an a.c. signal riding upon the power supply is rejected at the output
- SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc
- SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc
- **SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input
- **TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB or dBc, of the rms total of the first six harmonic components, to the rms value of the input signal
- **ZERO ERROR** is the difference between the ideal differential input voltage (½ LSB) and the actual input voltage that just causes a transition from an output code of 2047 to an output code of 2048

TEXAS INSTRUMENTS

SNAS013D - JANUARY 2000 - REVISED APRIL 2013

www.ti.com

#### **TIMING DIAGRAMS**





Figure 15. TIMING DIAGRAM 1. Output Timing

#### $\label{eq:main_clk} Minimum \ f_{CLK} \ is \ 300 \ kHz$









SNAS013D – JANUARY 2000 – REVISED APRIL 2013

## FUNCTIONAL DESCRIPTION

Operating on a single +5V supply, the ADC14061 uses a pipelined architecture and has error correction circuitry and a calibration mode to help ensure maximum performance at all times.

Balanced analog signals with a peak-to-peak voltage equal to the input reference voltage,  $V_{REF}$ , and centered around the common mode input voltage,  $V_{CM}$ , are digitized to 14 bits (13 bits plus sign). Neglecting offsets, positive input signal voltages ( $V_{IN}$ + –  $V_{IN}$ - > 0) produce positive digital output data and negative input signal voltages ( $V_{IN}$ + –  $V_{IN}$ - > 0) produce negative output data. The input signal can be digitized at any clock rate between 300 Ksps and 2.5 Msps.

Input voltages below the negative full scale value will cause the output word to take on the negative full scale value of 10,0000,0000,0000. Input voltage above the positive full scale value will cause the output word to take on the positive full scale value of 01,1111,1111,1111.

The output word rate is the same as the clock frequency. The analog input voltage is acquired at the falling edge of the clock and the digital data for that sample is delayed by the pipeline for 13 clock cycles plus t<sub>DATA\_VALID</sub>. The digital output is <u>un</u>defined if the chip is being reset or is in the calibration mode. The output signal may be inhibited by the RD pin while the converter is in one of these modes.

The  $\overline{RD}$  pin must be low to enable the digital outputs. A logic low on the power down ( $\overline{PD}$ ) pin reduces the converter power consumption to less than two milliwatts.

### **APPLICATIONS INFORMATION**

### **OPERATING CONDITIONS**

We recommend that the following conditions be observed for operation of the ADC14061:

- $4.75V \le V_A \le 5.25V$
- 5.25V ≤ V<sub>D</sub> ≤ 5.25V
- $3.0V \le V_D I/O \le VD$
- 0.3MHz  $\leq f_{CLK} \leq 2.5$  MHz
- V<sub>CM</sub> = 2.0V (forced)
- V<sub>REF IN</sub>+ = 2.0V
- V<sub>REF IN</sub>-= AGND

#### The Analog Inputs

The ADC14061 has two analog signal inputs,  $V_{IN}$ + and  $V_{IN}$ -. These two pins form a balanced signal input. There are two reference pins,  $V_{REF}$ +  $_{IN}$  and  $V_{REF}$ -  $_{IN}$ . These pins form a fully differential input reference.

#### **Reference Inputs**

 $V_{REF}+I_N$  should always be more positive than  $V_{REF}-I_N$ . The effective reference voltage,  $V_{REF}$ , is the difference between these two voltages:

$$V_{REF} = (V_{REF} + I_N) - (V_{REF} - I_N).$$

(1)

(2)

The operational voltage range of  $V_{REF}$ +  $_{IN}$  is +1.8 Volts to +3.0 Volts. The operational voltage range of  $V_{REF}$ -  $_{IN}$  is ground to 1.0V. For best performance, the difference between  $V_{REF}$ +  $_{IN}$  and  $V_{REF}$ -  $_{IN}$  should remain within the range of 1.8V to 2.2V. Reducing the reference voltage below 1.8V will decrease the signal-to-noise ratio (SNR) of the ADC14061. Increasing the reference voltage (and, consequently, the input signal swing) above 2.2V will increase THD.

 $V_{\text{REF (MID)}}$  is the reference mid-point and is derived from  $V_{\text{CM}}$ . This point is brought out only to be by passed. By pass this pin with 0.1µF capacitor to ground. Do not load this pin.

It is very important that all grounds associated with the reference voltage make connection to the analog ground plane at a single point to minimize the effects of noise currents in the ground path.

#### Signal Inputs

The signal inputs are  $V_{IN}$ + and  $V_{IN}$  –. The signal input,  $V_{IN}$ , is defined as


$$V_{IN} = (V_{IN} +) - (V_{IN} -).$$


www.ti.com

**EXAS** 


SNAS013D - JANUARY 2000 - REVISED APRIL 2013

Figure 17 indicates the relationship between the input voltage and the reference voltages. Figure 18 shows the expected input signal range.





# Figure 17. Typical Input to Reference Relationaship.



The ADC14061 performs best with a balanced input centered around  $V_{CM}$ . The peak-to-peak voltage swing at either  $V_{IN}$ + or  $V_{IN}$ - should be less than the reference voltage and each signal input pin should be centered on the  $V_{CM}$  voltage. The two  $V_{CM}$ -centered input signals should be exactly 180° out of phase from each other. As a simple check to ensure this, be certain that the average voltage at the ADC input pins is equal to  $V_{CM}$ . Drive the analog inputs with a source impedance less than 100 Ohms.

The sign bit of the output word will be a logic low when  $V_{IN}$ + is greater than  $V_{IN}$ -. When  $V_{IN}$ + is less than  $V_{IN}$ -, the sign bit of the output word will be a logic high.

For single ended operation, one of the analog inputs should be connected to  $V_{CM}$ . However, SNR and SINAD are reduced by about 12dB with a single ended input as compared with differential inputs.

An input voltage of  $V_{IN} = (V_{IN}+) - (V_{IN}-) = 0$  will be interpreted as mid-scale and will thus be converted to 00,0000,0000, plus any offset error.

The V<sub>IN</sub>+ and the V<sub>IN</sub>- inputs of the ADC14061 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 12 pF when the clock is low, and 28 pF when the clock is high. It is recommended that the ADC14061 be driven with a low impedance source of 100 Ohms or less.


A simple application circuit is shown in Figure 20 and Figure 21. Here we use two LM6172 dual amplifiers to provide a balanced input to the ADC14061. Note that better noise performance is achieved when  $V_{REF}$ + IN voltage is forced with a well-bypassed resistive divider. The resulting offset and offset drift is minimal.

Since a dynamic capacitance is more difficult to drive than is a fixed capacitance, choose driving amplifiers carefully. The CLC427, CLC440, LM6152, LM6154, LM6172, LM6181 and LM6182 are excellent amplifiers for driving the ADC14061.

### V<sub>CM</sub> Analog Inputs

The V<sub>CM</sub> input of the ADC14061 is internally biased to 40% of the V<sub>A</sub> supply with on-chip resistors, as shown in Figure 19. The V<sub>CM</sub> pin must be bypassed to prevent any power supply noise from modulating this voltage. Modulation of the V<sub>CM</sub> potential will result in the introduction of noise into the input signal. The advantage of simply bypassing V<sub>CM</sub> (without driving it) is the circuit simplicity. On the other hand, if the V<sub>A</sub> supply can vary for any reason, V<sub>CM</sub> will also vary at a rate and amplitude related to the RC filter created by the bypass capacitor and the internal divider resistors. However, performance of this approach will be adequate for many applications.





# Figure 19. $V_{CM}$ input to the ADC14061 $V_{CM}$ is set to 40% of $V_A$ with on-chip resistors. Performance is improved when $V_{CM}$ is driven with a stable, low impedance source

By forcing  $V_{CM}$  to a fixed potential, you can avoid the problems mentioned above. One such approach is to buffer the 2.0 Volt reference voltage to drive the  $V_{CM}$  input, holding it at a constant potential as shown in Figure 20 and Figure 22. If the reference voltage is different from the desired  $V_{CM}$ , that desired  $V_{CM}$  voltage may be derived from the reference or from another stable source.

Note that the buffer used for this purpose should be a slow, low noise amplifier. The LMC660, LMC662, LMC272 and LMC7101 are good choices for driving the  $V_{CM}$  pin of the ADC14061.

If it is desired to use a multiplexer at the analog input, that multiplexer should be switched at the rising edge of the clock signal.

#### **DIGITAL INPUTS**

Digital Inputs consist of CLOCK, RESET, CAL, RD and PD. All digital input pins should remain stable from the fall of the clock until 30ns after the fall of the clock to minimize digital noise corruption of the input signal on the die.

**The CLOCK** signal drives an internal phase delay loop to create timing for the ADC. Drive the clock input with a stable, low phase jitter clock signal in the range of 300 kHz to 2.5 MHz. The trace carrying the clock signal should be as short as possible. This trace should not cross any other signal line, analog or digital, not even at 90°.

The CLOCK signal also drives the internal state machine. If the clock is interrupted, the data within the pipeline could become corrupted.

A 100 Ohm damping resistor should be placed in series with the CLOCK pin to prevent signal undershoot at that input.

**The RESET** input is level sensitive and must be pulsed high for at least two clock cycles to reset the ADC after power-up and before calibration (See Figure 16).

**The CAL** input is level sensitive and must be pulsed high for at least two clock cycles to begin ADC calibration (See Figure 16). Reset the ADC14061 before calibrating. Re-calibrate after the temperature has changed by more than 50°C since the last calibration was performed and after return from power down.

During calibration, use the same clock frequency that will be used for conversions to avoid excessive offset errors.

Calibration takes 272,800 clock cycles. Irrelevant data may appear at the data outputs during RESET or CAL and for 13 clock cycles thereafter. Calibration should not be started until the reference outputs have settled (100mS with  $1\mu$ F capacitors on these outputs) after power up or coming out of the power down mode.

 $\overline{RD}$  pin is used to READ the conversion data. When the  $\overline{RD}$  pin is low, the output buffers go into the active state. When the  $\overline{RD}$  input is high, the output buffers are in the high impedance state.

**The**  $\overline{PD}$  pin, when low, holds the ADC14061 in a power-down mode where power consumption is typically less than 2mW to conserve power when the converter is not being used. The ADC14061 will begin normal operation within t<sub>WU</sub> after this pin is brought high, provided a valid CLOCK input is present. Power dissipation during shutdown is not affected by the clock frequency, or by whether there is a clock signal present. The data in the pipeline is corrupted while in the power down mode. The ADC14061 should be reset and calibrated upon returning to normal operation after a power down.

SNAS013D-JANUARY 2000-REVISED APRIL 2013

www.ti.com

**EXAS** 

# OUTPUTS

The ADC14061 has four analog outputs:  $V_{REF+OUT}$ ,  $V_{REF-OUT}$ ,  $V_{REF(MID)}$  and  $V_{CM}$ . There are 15 digital outputs: EOC (End of Conversion) and 14 Data Output pins.

The reference output voltages are made available only for the purpose of bypassing with capacitors. These pins should not be loaded with more than 10  $\mu$ A DC. These output voltages are described as

 $V_{REF}+_{OUT} = V_{CM} + \frac{1}{2}V_{REF}$  $V_{REF}-_{OUT} = V_{CM} - \frac{1}{2}V_{REF}$ 

where

- $V_{REF} = (V_{REF} + I_N) (V_{REF} + I_N)$
- $V_{\text{REF (MID)}} = (V_{\text{REF}} + _{\text{OUT}} + V_{\text{REF}} _{\text{OUT}}) / 2.$

(3)

To avoid signal clipping and distortion,  $V_{REF}$ +  $_{OUT}$  should not exceed 3.3V,  $V_{REF}$ -  $_{OUT}$  should not be below 750 mV and  $V_{CM}$  should be held in the range of 1.8V to 2.2V.

**The /EOC output** goes low to indicate the presence of valid data at the output data lines. Valid data is present the entire time that this signal is low except during reset. Corrupt or irrelevant data may appear at the data outputs when the RESET pin or the CAL pin is high.

**The Data Outputs** are TTL/CMOS compatible. The output data format is two's complement. Valid data is present at these outputs while the EOC pin is low. While the  $t_{EOCL}$  time and the  $t_{DATA_VALID}$  time provide information about output timing, a simple way to capture a valid output is to latch the data on the rising edge of the CLOCK (pin 10).

Also helpful in minimizing noise due to output switching is to minimize the load currents at the digital outputs. This can be done by connecting buffers between the ADC outputs and any other circuitry. Only one input should be connected to each output pin. Additionally, inserting series resistors of 47 or 56 Ohms at the digital outputs, close to the ADC pins, will isolate the outputs from other circuitry and limit output currents. (See Figure 20).

#### POWER SUPPLY CONSIDERATIONS

Each power supply pin should be bypassed with a parallel combination of a 10  $\mu$ F capacitor and a 0.1  $\mu$ F ceramic chip capacitor. The chip capacitors should be within ½ centimeter of the power pins. Leadless chip capacitors are preferred because they provide low lead inductance.

While a single 5V source is used for the analog and digital supplies of the ADC14061, these supply pins should be well isolated from each other to prevent any digital noise from being coupled to the analog power pins. Supply isolation with ferrite beads is shown in Figure 20 and Figure 22.

As is the case with all high-speed converters, the ADC14061 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV<sub>P-P</sub>.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even at power up.

The V<sub>D</sub> I/O provides power for the output drivers and may be operated from a supply in the range of 3.0V to the V<sub>D</sub> supply (nominal 5V). This can simplify interfacing to 3.0 Volt devices and systems. Powering V<sub>D</sub> I/O from 3 Volts will also reduce power consumption and noise generation due to output switching. **DO NOT operate the V<sub>D</sub>** I/O at a voltage higher than V<sub>D</sub> or V<sub>A</sub>.






Figure 20. Simple application circuit with single-ended to differential buffer.




Figure 21. Differential drive circuit of Figure 20. All 5k resistors are 0.1%. Tolerance of the other resistors is not critical.

TEXAS INSTRUMENTS

SNAS013D – JANUARY 2000 – REVISED APRIL 2013

www.ti.com




Figure 22. Driving the signal inputs with a transformer.

### LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Separate analog and digital ground planes that are connected beneath the ADC14061 are required to achieve specified performance. The analog and digital grounds may be in the same layer, but should be separated from each other and should never overlap each other. Separation should be at least 1/2 inch, where possible.

The ground return for the digital supply (DGND I/O) carries the ground current for the output drivers. This output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DGND I/O pin should **NOT** be connected in close proximity to any of the ADC14061's ground pins.

Capacitive coupling between the typically noisy digital ground plane and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and remedy. The solution is to keep the analog circuitry separated from the digital circuitry and from the digital ground plane.

Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74LS, 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.



An effective way to control ground noise is by connecting the analog and digital ground planes together beneath the ADC with a copper trace that is very narrow compared with the rest of the ground plane. A typical width is 3/16 inch (4 to 5 mm). This narrowing beneath the converter provides a fairly high impedance to the high frequency components of the digital switching currents, directing them away from the analog pins. The relatively lower frequency analog ground currents see a relatively low impedance across this narrow ground connection.

Generally, analog and digital lines should cross each other at 90 degrees to avoid getting digital noise into the analog path. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep any clock lines isolated from ALL other lines, including other digital lines. Even the generally accepted 90 degree crossing should be avoided as even a little coupling can cause problems at high frequencies. This is because other lines can introduce phase noise (jitter) into the clock line, which can lead to degradation of SNR.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should not be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground plane.

Figure 23 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed on or over the analog ground plane. All digital circuitry and I/O lines should be placed over the digital ground plane.

All ground connections should have a low inductance path to ground.




Figure 23. Example at a suitable layout



SNAS013D – JANUARY 2000 – REVISED APRIL 2013

#### DYNAMIC PERFORMANCE

The ADC14061 can achieve impressive dynamic performance. To achieve the best dynamic performance with the ADC14061, the clock source driving the CLK input must be free of jitter. For best ac performance, isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in Figure 24.

As mentioned in LAYOUT AND GROUNDING, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce phase noise (jitter) into the clock signal, which can lead to increased distortion. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.




Figure 24. Isolating the ADC clock from other circuitry with a clock tree.

#### **COMMON APPLICATION PITFALLS**

**Driving the inputs (analog or digital) beyond the power supply rails.** For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A resistor of about 50 to  $100\Omega$  in series with the offending digital input will eliminate the problem.

Do not allow input voltages to exceed the supply voltage during power up.

Be careful not to overdrive the inputs of the ADC14061 with a device that is powered from supplies outside the range of the ADC14061 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_D$  I/O and DGND I/O. These large charging current spikes can couple into the analog circuitry of the ADC14061, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital ground planes will reduce this problem. The digital data outputs should be buffered (with 74ACQ541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC14061, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is  $47\Omega$ .

**Using an inadequate amplifier to drive the analog input.** As explained in , the capacitance seen at the input alternates between 12 pF and 28 pF, depending upon the phase of the clock. This dynamic loaad is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. Amplifiers that have been used successfully to dirve the analog inputs of the ADC14061 include the CLC427, CLC440, LM6152, LM6154, LM6181 and the LM6182. A small series reistor at each amplifier output and a capacitor across the analog inputs (as shown in Figure 21) will often improve performance.

22 Submit Documentation Feedback



(4)

Operating with the reference pins outside of the specified range. As mentioned in ,  $V_{\text{REF}}$  should be in the range of

$$1.8 \mathsf{V} \leq \mathsf{V}_{\mathsf{REF}} \leq 2.2 \mathsf{V}$$

with  $V_{REF} - I_N \le 1.0V$ . Operating outside of these limits could lead to signal distortion.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance.

**Connecting pins marked "NC" to any potential.** Some of these pins are used for factory testing. They should all be left floating. Connecting them to ground, power supply, or some other voltage could result in a non-functional device.

**REVISION HISTORY** 

Changes from Revision C (April 2013) to Revision D			
•	Changed layout of National Data Sheet to TI format	:	23

Daga

www.ti.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated