



ADC601

12-Bit 900ns ANALOG-TO-DIGITAL CONVERTER

FEATURES

- FAST CONVERSION: 900ns
- CAN BE SHORT-CYCLED
- INPUT RANGES: ±5V, ±10V, 0 to -10V
- HIGH SIGNAL/NOISE RATIO: 68dB
- LOW IMD: 75dB
- PARALLEL AND SERIAL OUTPUT
- 32-PIN CERAMIC DIP PACKAGE

DESCRIPTION

The ADC601 is a high-speed Duolithic[™] (two chips) successive approximation analog-to-digital converter. This unique two-chip design utilizes a bipolar technology with on-chip thin film resistors to preserve analog accuracy and a high-speed CMOS chip to perform digital logic control. Outstanding linearity, noise, and dynamic range are achieved by this converter design. The ADC601 has been tested with several sample/hold amplifiers and distortion results are documented in this data sheet.

The ADC601 is complete with internal reference, clock, and comparator and is packaged in a 32-pin ceramic DIP. Conversion time is set at the factory to 900ns. Serial and parallel output performance is guaranteed

APPLICATIONS

- DIGITAL SIGNAL PROCESSING
- HIGH-SPEED DATA ACQUISITION SYSTEMS
- MEDICAL INSTRUMENTATION
- ANALYTICAL INSTRUMENTATION
- TEST AND IMAGING SYSTEMS
- WAVEFORM ANALYZERS

with no missing codes over the full input voltage, power supply, and operating temperature range. The gain and offset errors are laser trimmed to specification. Optionally they may be externally adjusted to zero.

Internal scaling resistors are provided for the selection of analog signal input ranges of $\pm 5V$, $\pm 10V$ and 0V to -10V. The ADC601's input is specifically designed to be easily driven with minimal disturbance to the driving amplifier.

Output codes are available in complementary binary for unipolar inputs and bipolar offset binary for bipolar inputs.

All digital inputs and outputs are TTL-compatible. Power supply requirements are $\pm 15V$ and $\pm 5V$.



SPECIFICATIONS

ELECTRICAL

 T_{CASE} = +25°C, 900ns conversion time, $\pm V_{CC}$ = ±15V, +V_{DD} = +5V, and 6-minute warm-up in a normal convection environment unless otherwise noted.

| [| | ADC601JG | | ADC601KG | | | | |
|---|--|----------|--|--|-------------------|---------------------------------|---|--|
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| RESOLUTION | | | | 12 | | | * | Bits |
| ANALOG CHARACTERISTICS | | | - | | | | | |
| INPUTS Voltage Ranges: Bipolar Unipolar Impedance: -10V to 0V, ±5V ±10V | Full Scale(FSR) ⁽¹⁾⁽²⁾ Full Scale(FSR) ⁽¹⁾⁽²⁾ | | ±5, ±10 0 to -10 1.4 2.4 | | | * * * | | V V kΩ kΩ |
| TRANSFER CHARACTERISTICS | | | | | | | | |
| ACCURACY Gain Error ⁽³⁾ Input Offset Error ⁽³⁾ : Unipolar Bipolar Integral Linearity Error Differential Linearity Error No Missing Codes Power Supply Rejection of Offset and Gain | 990ns Conversion Time 990ns Conversion Time 990ns Conversion Time 990ns Conversion Time 990ns Conversion Time $\Delta + V_{CC} = \pm 5\%$ $\Delta - V_{CC} = \pm 5\%$ $\Delta + V_{DD} = \pm 5\%$ | | $\begin{array}{c} \pm 0.08 \\ \pm 0.12 \\ \pm 0.08 \\ \end{array}$ $\begin{array}{c} \pm 0.0036 \\ \pm 0.0005 \\ \pm 0.001 \end{array}$ | ±0.55 ±1.2 ±0.8 ±0.024 ±0.024 Guara | anteed | * * * | ±0.2 ±0.5 ±0.25 ±0.012 ±0.012 | % % of FSR % of FSR % of FSR %FSR/%V _{cc} %FSR/%V _{cc} %FSR/%V _{bb} |
| DIGITAL CHARACTERISTICS | | | | | | | | |
| INPUT Logic Family Convert Command Logic Voltages Convert Command Currents Convert Command | Logic Low Logic High Logic Low Logic High | 0 +2 | TTL- | Compatib +0.8 +V _{DD} -150 -150 Level Wh | le CMOS * * | erting | * | ν ν μΑ μΑ |
| CONVERSION TIME | | | | | | | | |
| Factory Set Power Supply Rejection of Conversion Time | Without User Adjustment D +V _{DD} = $\pm 5\%$ | | 0.9 ±1 | 1 | | * | * | μs ns/%V _{pp} |
| OUTPUT Logic Family Bits 1 through 12, Serial, Status, Clock Out Internal Clock Frequency Status | Logic Low, I _{oL} = 3.2mA Logic High, I _{OH} = -1mA | +2.7 | TTL- +0.1 +4.9 13 Low | Compatib +0.4 Level Wh | en Data \ | * * * /alid | * | V V MHz |
| DYNAMIC CHARACTERISTICS (4) (5) (6) Teste | d using Sample/Hold Amplifier SHC804 | and ADC | 601 (See | Typical P | erforman | ce Curves |) | |
| Differential Linearity Error Total Harmonic Distortion | $f_c = 10$ kHz: 68.3% of All Codes 99.7% of All Codes 100% of All Codes $f_c = 10$ kHz, $f_s = 500$ kHz | | 0.5 0.8 1.0 -70 | | | 0.4 0.6 0.7 * | | LSB LSB LSB dBc |
| Two Topo Intermedulation Distortion(7) | $f_c = 10$ kHz, $f_s = 1$ MHz $f_c = 250$ kHz, $f_s = 500$ kHz $f_c = 500$ kHz, $f_s = 1$ MHz $f_c = 11$ HHz and 45kHz, $f_s = 500$ kHz | | -74 -70 -68 | | | * * * | | dBc dBc dBc |
| | $f_c = 10$ kHz and 15kHz, $f_s = 500$ kHz $f_c = 50$ kHz and 55 kHz, $f_s = 500$ kHz $f_c = 90$ kHz and 110 kHz, $f_s = 500$ kHz | | -78 -77 | | | * | | dBc dBc |
| Signal-to-Noise and Distortion (SINAD) Ratio | $f_c = 250$ kHz, $f_s = 500$ kHz $f_c = 500$ kHz, $f_s = 1$ MHz | | 66 65 | | | * | | dB dB |
| Signal-to-Noise Ratio (SNR) | $f_c = 250$ kHz, $f_s = 500$ kHz $f_c = 500$ kHz, $f_s = 1$ MHz | | 68 67 | | | * | | dB dB |
| PERFORMANCE OVER TEMPERATURE | | | | | | | | |
| Gain Input Offset: Unipolar Bipolar Internal Linearity Error Differential Linearity Error No Missing Codes Conversion Drift | $\begin{array}{c} T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ 0.9 \mu \text{s Conversion Time } T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ 0.9 \mu \text{s Conversion Time } T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ 0.9 \mu \text{s Conversion Time } T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \end{array}$ | | ± 10 ± 2 ± 3 ± 0.02 ± 0.02 2 | ±30 ±7 ±10 Guara | Inteed | * * ±0.015 ±0.015 * | * | ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C % of FSR % of FSR ns/°C |



SPECIFICATIONS (CONT)

ELECTRICAL

 T_{cASE} = +25°C, 900ns conversion time, $\pm V_{cc}$ = ±15V, +V_{DD} = +5V, and 6-minute warm-up in a normal convection environment unless otherwise noted.

| | | A | ADC601JG | | ADC601KG | | | |
|---------------------------------------|---|--------|----------|--------|----------|-----|-----|-------|
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| POWER SUPPLY REQUIREMENTS | | | | | | | | |
| Supply Voltages: +V _{cc} | | +14.25 | +15 | +15.75 | * | * | * | V |
| -V _{cc} | | -14.25 | -15 | -15.75 | * | * | * | V |
| +V_pp | | +4.75 | +5 | +5.25 | * | * | * | V |
| Supply Currents: +I | | | 5.4 | 7.0 | | * | * | mA |
| | | | -65 | -84.5 | | * | * | mA |
| +1 | | | 53 | 68.9 | | * | * | mA |
| Power Consumption | Nominal ±V _{cc} and +V _{pp} | | 1.3 | 1.7 | | * | * | W |
| Thermal Resistance, $\theta_{\rm JC}$ | | | 25 | | | * | * | °C/W |
| TEMPERATURE RANGE ⁽⁸⁾ | | | | | | | | |
| Specification | | 0 | | +70 | * | | * | °C |
| Operating | | -25 | | +85 | * | | * | °C |

* Same specifications as for ADC601JG.

NOTES: (1) Over or under range on the analog input results in constant maximum or minimum digital output. (2) FSR = Full Scale Range. (3) Adjustable to zero. (4) Dynamic tests are performed using SHC804 with ADC601 unless otherwise specified. Performance may vary depending upon choice of sample/hold. (5) See Typical Performance Curves. (6) dBc = level referred to carrier input signal = 0dB; $f_c = input$ frequency; $f_s = sampling$ frequency. (7) IMD is referred to the larger of the two input test signals. If referred to the peak envelope signal (\approx 0dB), the intermodulation products will be 6dB lower. For example, unit connected for ±10V has 20V FSR. (8) Temperature ranges refer to case temperature. Thermal resistance was measured on a small (5" diameter) handwired circuit board; with the test device in a (zero insertion force) socket. Thermal resistance will be lower if the ADC601 is soldered into the PC board, a ground plane is used directly underneath the package, multiple PC board layers are used, or forced air cooling is employed. Use heat sinking if necessary to keep the case at specified and operating temperatures.

ABSOLUTE MAXIMUM RATINGS

| ±V _{cc} | ±18V | | |
|---|------------------|--|--|
| +V _{pp} | +7V | | |
| Digital Inputs | +5.5V | | |
| Analog Inputs | ±V _{cc} | | |
| Comparator Input | –3.7V to +0.7Ŭ | | |
| Case Temperature | +125°C | | |
| Junction Temperature | +165°C | | |
| Storage Temperature | –65°C to +150°C | | |
| Stresses above these ratings may permanently damage the device. | | | |

PACKAGE INFORMATION(1)

| MODEL | PACKAGE | PACKAGE DRAWING NUMBER |
|----------|---------------------|---------------------------|
| ADC601JG | 32-Pin Hermetic DIP | 172–2 |
| ADC601KG | 32-Pin Hermetic DIP | 172–2 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



ADC601

PIN CONFIGURATION



PIN DEFINITIONS

| PIN NUMBER | DESIGNATION | DESCRIPTION |
|---------------|------------------------|--|
| 1-6 and 11-16 | Bit 1 to Bit 12 | 12-bit parallel output data capable of sinking 3.2mA. |
| 9 | Serial Out | 12-bit serial data output synchronized with the negative edge of each appropriate clock cycle. |
| 10 | Status | Conversion status strobe is high during data conversion; low when parallel data is valid. Negative edge may be used to latch parallel data, however, appropriate latch set-up time must be provided. Refer to t _{BBL} in the ADC601 timing diagram. |
| 17 | Clock Out | Negative edge indicates when serial data is valid. After convert command goes high, fist cycle clocks bit 1 (MSB). The clock continues to run when convert command is high and resets low with convert command. |
| 18 | Convert Command | High transition starts conversion; and should remain high during conversion. Low will reset clock and SAR logic. |
| 19 | Clock Rate Control | May be used to increase clock speed, by increasing the positive portion of the clock. High is normal operation. |
| 24 | 20V Input | 20V input range allows \pm 10Vp-p analog input signal. Short to ground when not used. |
| 25 | 10V Input | 10V input range allows 0 to –10Vp-p or \pm 5Vp-p input range. |
| 26 | Comparator In | Only used in bipolar mode when it is connected to bipolar offset pin through short lead with low resistance. |
| 27 | Ground Sense | Ground Sense pin. (See text for use). |
| 29 | Bipolar Offset Current | Bipolar offset current short to comparator In through very short lead with very low resistance for bipolar operation. Short to ground for unipolar operation. |

