

# ANALOG High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux DEVICES (A\_Rit\_1 of 2) Bus Switch (4-Bit, 1 of 2) Bus Switch

ADG3257

#### **FEATURES**

100 ps propagation delay through the switch  $2 \Omega$  switches connect inputs to outputs Data rates up to 933 Mbps Single 3.3 V/5 V supply operation Level translation operation Ultralow quiescent supply current (1 nA typical) 3.5 ns switching Switches remain in the off state when power is off Standard 3257 type pinout

#### **APPLICATIONS**

**Bus switching Bus isolation** Level translation Memory switching/interleaving

#### **GENERAL DESCRIPTION**

The ADG3257 is a CMOS bus switch comprised of four 2:1 multiplexers/demultiplexers with high impedance outputs. The device is manufactured on a CMOS process. This provides low power dissipation yet high switching speed and very low on resistance, allowing the inputs to be connected to the outputs without adding propagation delay or generating additional ground bounce noise.


The ADG3257 operates from a single 3.3 V/5 V supply. The control logic for each switch is shown in Table 1. These switches are bidirectional when on. In the off state, signal levels are blocked up to the supplies. When the power supply is off, the switches remain in the off state, isolating Port A and Port B.

This bus switch is suited to both switching and level translation applications. It can be used in applications requiring level translation from 3.3 V to 2.5 V when powered from 3.3 V. Additionally, with a diode connected in series with 5 V VDD, the ADG3257 may also be used in applications requiring 5 V to 3.3 V level translation.

Table 1. Truth Table

BE	S	Function
Н	Χ	Disable
L	L	$A = B_1$
L	Н	$A=B_2$

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PRODUCT HIGHLIGHTS

- 0.1 ns propagation delay through switch.
- $2 \Omega$  switches connect inputs to outputs.
- Bidirectional operation.
- Ultralow power dissipation.
- 16-lead QSOP package.

# **ADG3257\* Product Page Quick Links**

Last Content Update: 11/01/2016

### Comparable Parts

View a parametric search of comparable parts

### Documentation <a>□</a>

#### **Data Sheet**

• ADG3257: High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux (4-Bit, 1 of 2) Bus Switch Data Sheet

### Reference Materials

#### **Product Selection Guide**

• Switches and Multiplexers Product Selection Guide

#### **Technical Articles**

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects

# Design Resources -

- ADG3257 Material Declaration
- · PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

### Discussions <a>□</a>

View all ADG3257 EngineerZone Discussions

### Sample and Buy 🖳

Visit the product page to see pricing options

# Technical Support -

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# **ADG3257**

# **TABLE OF CONTENTS**

06/02—Rev. 0 to Rev. A

Features
Applications1
Functional Block Diagram1
General Description
Product Highlights
Revision History2
Specifications
Absolute Maximum Ratings 5
ESD Caution5
REVISION HISTORY
03/08—Rev. D to Rev. E
Updated Format
Changes to Features
Changes to General Description1
Changes to Absolute Maximum Ratings5
Changes to Pin Configuration and Function Descriptions6
Changes to Test Circuits9
Changes to Ordering Guide11
11/04—Rev. C to Rev. D
Changes to Specifications2
Changes to Ordering Guide4
04/03—Rev. A to Rev. B
Updated Outline Dimensions8

Edits to Features......1

Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	
Test Circuits	9
Applications Information	10
Mixed Voltage Operation, Level Translation	10
Memory Switching	10
Outline Dimensions	11
Ordering Guide	11

### **SPECIFICATIONS**

 $V_{\text{CC}}$  = 5.0 V  $\pm$  10%, GND = 0 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}\text{, unless otherwise noted.}$ 

Table 2.

				B Versio	n	
Parameter <sup>1</sup>	Symbol	Conditions <sup>2</sup>	Min	Typ³	Max	Unit
DC ELECTRICAL CHARACTERISTICS						
Input High Voltage	V <sub>INH</sub>		2.4			V
Input Low Voltage	$V_{INL}$		-0.3		+0.8	V
Input Leakage Current	l <sub>l</sub>	$0 \le V_{IN} \le 5.5 \text{ V}$		±0.01	±1	μΑ
Off State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μΑ
On State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μΑ
Maximum Pass Voltage⁴	$V_P$	$V_{IN} = V_{CC} = 5 \text{ V}, I_O = -5 \mu \text{A}$	3.9	4.2	4.4	V
CAPACITANCE <sup>4</sup>						
A Port Off Capacitance	C <sub>A</sub> OFF	f = 1 MHz		7		рF
B Port Off Capacitance	C <sub>B</sub> OFF	f = 1 MHz		5		рF
A, B Port On Capacitance	C <sub>A</sub> , C <sub>B</sub> ON	f = 1 MHz		11		рF
Control Input Capacitance	C <sub>IN</sub>	f = 1 MHz		4		рF
SWITCHING CHARACTERISTICS⁴						
Propagation Delay A to B or B to A, tpD	t <sub>PHL</sub> , t <sub>PLH</sub> <sup>5</sup>	$V_A = 0 \text{ V, } C_L = 50 \text{ pF}$			0.10	ns
Propagation Delay Matching <sup>6</sup>		$V_A = 0 \text{ V, } C_L = 50 \text{ pF}$		0.0075	0.035	ns
Bus Enable Time BE to A or B	t <sub>PZH</sub> , t <sub>PZL</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$	1	5	7.5	ns
Bus Disable Time BE to A or B	t <sub>PHZ</sub> , t <sub>PLZ</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$	1	3.5	7	ns
Bus Select Time S to A or B						
Enable	t <sub>SEL_EN</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$		8	12	ns
Disable	t <sub>SEL_DIS</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$		5	8	ns
Maximum Data Rate		$V_A = 2 V p-p$		933		Mbps
DIGITAL SWITCH						
On Resistance	Ron	$V_A = 0 V$				
		$I_0 = 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		2	4	Ω
		I <sub>O</sub> = 48 mA, 15 mA, 8 mA			5	Ω
		$V_A = 2.4 \text{ V}$				
		$I_0 = 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		3	6	Ω
		I <sub>O</sub> = 48 mA, 15 mA, 8 mA			7	Ω
On-Resistance Matching	$\Delta R_{ON}$	$V_A = 0 \text{ V, } I_O = 48 \text{ mA, } 15 \text{ mA, } 8 \text{ mA}$		0.15		Ω
POWER REQUIREMENTS						
Vcc			3.0		5.5	٧
Quiescent Power Supply Current	Icc	Digital inputs = 0 V or V <sub>CC</sub>		0.001	1	μΑ
Increase in Icc per Input <sup>4, 7</sup>	Δlcc	$V_{CC} = 5.5 \text{ V}$ , one input at 3.0 V; others at $V_{CC}$ or GND			200	μΑ

<sup>&</sup>lt;sup>1</sup> Temperature range is: Version B: –40°C to +85°C.

<sup>&</sup>lt;sup>2</sup> See Test Circuits section.

<sup>&</sup>lt;sup>3</sup> All typical values are at T<sub>A</sub> = 25°C, unless otherwise noted.

<sup>&</sup>lt;sup>4</sup> Guaranteed by design, not subject to production test.

<sup>&</sup>lt;sup>5</sup> The digital switch contributes no propagation delay other than the RC delay of the typical R<sub>ON</sub> of the switch and the load capacitance when driven by an ideal voltage source. Because the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

<sup>&</sup>lt;sup>6</sup> Propagation delay matching between channels is calculated from on-resistance matching of worst-case channel combinations and load capacitance.

<sup>&</sup>lt;sup>7</sup> This current applies to the control pins only and represents the current required to switch internal capacitance at the specified frequency. The A and B ports contribute no significant ac or dc currents as they transition.

### **ADG3257**

 $V_{\text{CC}}$  = 3.3 V  $\pm$  10%, GND = 0 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}},$  unless otherwise noted.

Table 3.

				B Versio	n	
Parameter <sup>1</sup>	Symbol	Conditions <sup>2</sup>	Min	Typ³	Max	Unit
DC ELECTRICAL CHARACTERISTICS						
Input High Voltage	V <sub>INH</sub>		2.0			٧
Input Low Voltage	V <sub>INL</sub>		-0.3		+0.8	V
Input Leakage Current	lı .	$0 \le V_{IN} \le 3.6 \text{ V}$		±0.01	±1	μΑ
Off State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μΑ
On State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μΑ
Maximum Pass Voltage⁴	V <sub>P</sub>	$V_{IN} = V_{CC} = 3.3 \text{ V}, I_0 = -5  \mu\text{A}$	2.3	2.6	2.8	٧
CAPACITANCE <sup>4</sup>						
A Port Off Capacitance	C <sub>A</sub> OFF	f = 1 MHz		7		рF
B Port Off Capacitance	C <sub>B</sub> OFF	f = 1 MHz		5		рF
A, B Port On Capacitance	C <sub>A</sub> , C <sub>B</sub> ON	f = 1 MHz		11		рF
Control Input Capacitance	C <sub>IN</sub>	f = 1 MHz		4		рF
SWITCHING CHARACTERISTICS <sup>4</sup>						
Propagation Delay A to B or B to A, tpD	t <sub>PHL</sub> , t <sub>PLH</sub> <sup>5</sup>	$V_A = 0 \text{ V, } C_L = 50 \text{ pF}$			0.10	ns
Propagation Delay Matching <sup>6</sup>		$V_A = 0 \text{ V, } C_L = 50 \text{ pF}$		0.01	0.04	ns
Bus Enable Time BE to A or B	t <sub>PZH</sub> , t <sub>PZL</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$	1	5.5	9	ns
Bus Disable Time BE to A or B	t <sub>PHZ</sub> , t <sub>PLZ</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$	1	4.5	8.5	ns
Bus Select Time S to A or B						
Enable	t <sub>SEL_EN</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$		8	12	ns
Disable	t <sub>SEL_DIS</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$		6	9	ns
Maximum Data Rate		$V_A = 2 V p-p$		933		Mbps
DIGITAL SWITCH						
On Resistance	Ron	$V_A = 0 \text{ V, } I_O = 15 \text{ mA, } 8 \text{ mA, } T_A = 25^{\circ}\text{C}$		2	4	Ω
		V <sub>A</sub> = 0 V, I <sub>o</sub> = 15 mA, 8 mA			5	Ω
		$V_A = 1 \text{ V, } I_O = 15 \text{ mA, } 8 \text{ mA, } T_A = 25^{\circ}\text{C}$		4	7	Ω
		V <sub>A</sub> = 1 V, I <sub>o</sub> = 15 mA, 8 mA			8	Ω
On-Resistance Matching	$\Delta R_{ON}$	$V_A = 0 \text{ V, } I_O = 15 \text{ mA, } 8 \text{ mA}$		0.2		Ω
POWER REQUIREMENTS						
Vcc			3.0		5.5	٧
Quiescent Power Supply Current	Icc	Digital inputs = 0 V or V <sub>CC</sub>		0.001	1	μΑ
Increase in Icc per Input <sup>4, 7</sup>	Δlcc	$V_{CC} = 3.3 \text{ V}$ , one input at 3.0 V; others at $V_{CC}$ or GND			200	μΑ

<sup>&</sup>lt;sup>1</sup> Temperature range is: Version B: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup> See Test Circuits section.

 $<sup>^{3}</sup>$  All typical values are at  $T_A = 25$  °C, unless otherwise noted.

<sup>&</sup>lt;sup>4</sup> Guaranteed by design, not subject to production test.

<sup>&</sup>lt;sup>5</sup> The digital switch contributes no propagation delay other than the RC delay of the typical R<sub>oN</sub> of the switch and the load capacitance when driven by an ideal voltage source. Because the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

<sup>6</sup> Propagation delay matching between channels is calculated from on-resistance matching of worst-case channel combinations and load capacitance.

<sup>&</sup>lt;sup>7</sup> This current applies to the control pins only and represents the current required to switch internal capacitance at the specified frequency. The A and B ports contribute no significant ac or dc currents as they transition.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 4.

14010 11	
Parameter	Rating
V <sub>CC</sub> to GND	-0.3 V to +6 V
Digital Inputs to GND	−0.3 V to +6 V
DC Input Voltage	-0.3 V to +6 V
DC Output Current	100 mA
Operating Temperature Range	
Industrial (B Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
QSOP Package	
$\theta_{JA}$ Thermal Impedance	149.97°C/W
Lead Soldering	
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	220°C
Soldering (Pb-Free)	
Reflow, Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	20 sec to 40 sec

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Description	
1	S	Port Select.	
2, 3, 5, 6, 10, 11, 13, 14	1B <sub>1</sub> , 1B <sub>2</sub> , 2B <sub>1</sub> , 2B <sub>2</sub> , 3B <sub>2</sub> , 3B <sub>1</sub> , 4B <sub>2</sub> , 4B <sub>1</sub>	Port B, Inputs or Outputs.	
4, 7, 9, 12	1A, 2A, 3A, 4A	Port A, Inputs or Outputs.	
8	GND	Negative Power Supply.	
15	BE	Output Enable (Active Low).	
16	Vcc	Positive Power Supply.	

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs. Input Voltage




Figure 4. On Resistance vs. Input Voltage




Figure 5. On Resistance vs. Input Voltage for Different Temperatures




Figure 6. On Resistance vs. Input Voltage for Different Temperatures




Figure 7. Icc vs. Enable Frequency




Figure 8. Maximum Pass Voltage

# **ADG3257**




Figure 9. Maximum Pass Voltage




Figure 10. 622 Mbps Eye Diagram





Figure 11. 933 Mbps Eye Diagram

# **TEST CIRCUITS**



 $^1\text{PULSE}$  GENERATOR FOR ALL PULSES:  $t_F < 2.5\text{ns}, t_R < 2.5\text{ns}.$   $^2\text{C}_L = \text{INCLUDES BOARD, STRAY, AND LOAD CAPACITANCES.}$   $^3\text{R}_T$  ISTHE TERMINATION RESISTOR; SHOULD BE EQUAL TO  $\text{Z}_{OUT}$  OF THE PULSE GENERATOR.

Figure 12. Load Circuit




Figure 13. Propagation Delay




Figure 14. Select, Enable, and Disable Times

**Table 6. Switch S1 Condition** 

Test	S1
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PLZ</sub> , t <sub>PZL</sub>	2×V <sub>cc</sub>
t <sub>PHZ</sub> , t <sub>PZH</sub>	GND
t <sub>SEL</sub>	Open

**Table 7. Test Conditions** 

Symbol	$V_{CC} = 5 V \pm 10\%$	V <sub>CC</sub> = 3.3 V ± 10%	Unit
RL	500	500	Ω
ΔV	300	300	mV
$C_L$	50	50	pF

### APPLICATIONS INFORMATION

#### MIXED VOLTAGE OPERATION, LEVEL TRANSLATION

Bus switches can be used to provide a solution for mixed voltage systems where interfacing bidirectionally between 5 V and 3.3 V devices is required. To interface between 5 V and 3.3 V buses, an external diode is placed in series with the 5 V power supply as shown in Figure 15.




Figure 15. Level Translation Between 5 V and 3.3 V Devices

The diode drops the internal gate voltage down to 4.3 V. The bus switch limits the voltage present on the output to

$$V_{CC}$$
 – External Diode Drop =  $V_{TH}$ 

Therefore, assuming a diode drop of 0.7 V and a  $V_{TH}$  of 1 V, the output voltage is limited to 3.3 V with a logic high.




Figure 16. Input Voltage to Output Voltage

Similarly, the device could be used to translate bidirectionally between 3.3 V to 2.5 V systems. In this case, there is no need for an external diode. The internal  $V_{TH}$  drop is 1 V, so with a  $V_{CC} = 3.3 \ V$  the bus switch limits the output voltage to

$$V_{CC} - 1 \text{ V} = 2.3 \text{ V}$$




Figure 17. 3.3 V to 2.5 V Level Translation Using the ADG3257 Bus Switch

#### **MEMORY SWITCHING**

This quad bus switch may be used to allow switching between different memory banks, thus allowing additional memory and decreasing capacitive loading. Figure 18 illustrates the ADG3257 in such an application.





Figure 18. Allows Additional Memory Modules Without Added Drive or Delay

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-137-AB

Figure 19. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16) Dimensions shown in inches

#### **ORDERING GUIDE**

ONDERING GOIDE			
Model	Temperature Range	Package Description	Package Option
ADG3257BRQ	−40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQ-REEL	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQ-REEL7	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQZ <sup>1</sup>	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQZ-REEL <sup>1</sup>	−40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQZ-REEL7 <sup>1</sup>	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

# **NOTES**