

# Fault Protection, -0.4 pC Q<sub>INJ</sub>, 8:1/Dual 4:1 Multiplexers

ADG5208F/ADG5209F

# **Data Sheet**

#### **FEATURES**

Overvoltage protection up to -55 V and +55 V Power-off protection up to -55 V and +55 V Overvoltage detection on source pins Low charge injection (Q<sub>INJ</sub>): -0.4 pC Low on capacitance

ADG5208F: 20 pF ADG5209F: 14 pF

Latch-up immune under any circumstance Known state without digital inputs present Vss to VDD analog signal range ±5 V to ±22 V dual-supply operation 8 V to 44 V single-supply operation Fully specified at  $\pm 15$  V,  $\pm 20$  V, +12 V, and +36 V

#### **APPLICATIONS**

Analog input/output modules Process control/distributed control systems **Data acquisition** Instrumentation **Avionics Automatic test equipment Communication systems Relay replacement** 

#### **GENERAL DESCRIPTION**

The ADG5208F and ADG5209F are 8:1 and dual 4:1 analog multiplexers. The ADG5208F switches one of eight inputs to a common output, and the ADG5209F switches one of four differential inputs to a common differential output. An EN input on both devices enables or disables the device. Each channel conducts equally well in both directions when on, and each channel has an input signal range that extends to the supplies. The digital inputs are compatible with 3 V logic inputs over the full operating supply range.

When no power supplies are present, the channel remains in the off condition, and the switch inputs are high impedance. Under normal operating conditions, if the analog input signal levels on any Sx pin exceed positive fault voltage (VDD) or negative fault voltage (VSS) by a threshold voltage (V<sub>T</sub>), the channel turns off and that Sx pin becomes high impedance. If the fault channel is selected, the drain pin is pulled to the secondary supply voltage that was exceeded.

#### **Document Feedback** Information furnished by Analog Devices is believed to be accurate and reliable. However, no $responsibility is assumed by Analog \, Devices for its use, nor for any infringements of patents or other algorithms and other patents of patents or other pat$ rights of third parties that may result from its use. Specifications subject to change without notice. No

# license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADG5208F Functional Block Diagram




Figure 2. ADG5209F Functional Block Diagram

Input signal levels of up to -55 V or +55 V relative to ground are blocked, in both the powered and unpowered conditions.

The low capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch switching and fast settling times are required.

#### **PRODUCT HIGHLIGHTS**

- The source pins are protected against voltages greater than the supply rails, up to -55 V and +55 V.
- The source pins are protected against voltages between −55 V and +55 V in an unpowered state.
- Trench isolation guards against latch-up.
- Optimized for low charge injection and on capacitance.
- The ADG5208F/ADG5209F can be operated from a dual supply of ±5 V up to ±22 V or a single power supply of 8 V up to 44 V.

# ADG5208F/ADG5209F

# **TABLE OF CONTENTS**

reatures	1
Applications	1
Functional Block Diagrams	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
±15 V Dual Supply	3
±20 V Dual Supply	5
12 V Single Supply	7
36 V Single Supply	9
Continuous Current per Channel, Sx, D, or Dx	11
Absolute Maximum Ratings	12
ESD Caution	12
Pin Configurations and Function Descriptions	13
Typical Performance Characteristics	15

Test Circuits	20
Terminology	23
Theory of Operation	24
Switch Architecture	24
Fault Protection	25
Applications Information	26
Power Supply Rails	26
Power Supply Sequencing Protection	26
Signal Range	26
Power Supply Recommendations	26
High Voltage Surge Suppression	26
Large Voltage, High Frequency Signals	26
Outline Dimensions	27
Ordering Guide	27

**Data Sheet** 

## **REVISION HISTORY**

### 3/16—Rev. 0 to Rev. A

Added 16-Lead LFCSP	Universal
Changes to General Description Section	1
Changes to Table 5	11
Changes to Table 6	12
Added Figure 4; Renumbered Sequentially	13
Changes to Table 7	13
Added Figure 6	14
Changes to Table 9	14
Updated Outline Dimensions	27
Changes to Ordering Guide	27

#### 4/15—Revision 0: Initial Version

# **SPECIFICATIONS**

## ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu\text{F},$  unless otherwise noted.

Table 1.

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}, \text{ see Figure 38}$
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance, Ron	250			Ωtyp	$V_S = \pm 10 \text{ V, } I_S = -1 \text{ mA}$
	270	335	395	Ω max	
	250			Ωtyp	$V_S = \pm 9 \text{ V, } I_S = -1 \text{ mA}$
	270	335	395	Ω max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	2.5			Ωtyp	$V_S = \pm 10 \text{ V, } I_S = -1 \text{ mA}$
	6	12	13	Ω max	
	2.5			Ωtyp	$V_S = \pm 9 \text{ V, } I_S = -1 \text{ mA}$
	6	12	13	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	6.5		.5	Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
Of Resistance Flattiess, Relation	8	9	9	Ω max	V3 - ±10 V,13 - 1111/
	1.5	1		Ωtyp	$V_S = \pm 9 \text{ V, } I_S = -1 \text{ mA}$
	3.5	4	4	Ω max	V <sub>3</sub> − ± <sub>2</sub> V <sub>1</sub> I <sub>3</sub> − 1 III/V
Threshold Voltage, V <sub>T</sub>	0.7	-	-	V typ	See Figure 30
LEAKAGE CURRENTS	0.7			v typ	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
	.01			A 41.00	
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}, \text{ see Figure 36}$
	±1	±2	±5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}, \text{ see Figure 36}$
	±1	±5	±10	nA max	
Channel On Leakage, $I_D$ (On), $_S$ (On)	±0.3			nA typ	$V_S = V_D = \pm 10 \text{ V}$ , see Figure 37
	±1.5	±20	±25	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage	±66		±78	μA typ	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{ see Figure 35}$
Power Supplies Grounded or Floating	±25		±40	μA typ	$V_{DD} = 0 \text{ V}$ or floating, $V_{SS} = 0 \text{ V}$ or floating, GND = $0 \text{ V}$ , Ax = $0 \text{ V}$ or floating, $V_S = \pm 55 \text{ V}$ , see Figure 34
Drain Leakage Current, I <sub>D</sub>					
With Overvoltage	±10			nA typ	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{ see Figure 35}$
	±50	±70	±90	nA max	
Power Supplies Grounded	±500			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{Ax} = 0 \text{ V},$ see Figure 34
	±700	±700	±700	nA max	J
Power Supplies Floating	±50	±50	±50	μA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_S$ = ±55 V, Ax = 0 V, see Figure 34
DIGITAL INPUTS					,,g
Input Voltage				1	
High, V <sub>INH</sub>			2.0	V min	
Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	±0.7		0.0	μΑ typ	$V_{IN} = V_{GND}$ or $V_{DD}$
IIIput Current, IINL OF IINH	±0.7 ±1.1		±1 2		VIN — VGND OI VDD
Digital Input Canasitanas C			±1.2	μA max	
Digital Input Capacitance, C <sub>IN</sub>	5.0	<u> </u>		pF typ	

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	180			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
	230	245	260	ns max	$V_S = 8 V$ , see Figure 47
ton (EN)	180			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
	235	250	260	ns max	$V_S = 10 \text{ V}$ , see Figure 46
t <sub>OFF</sub> (EN)	95			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
	125	145	145	ns max	$V_S = 10 \text{ V}$ , see Figure 46
Break-Before-Make Time Delay, t <sub>D</sub>	130			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
			90	ns min	V <sub>s</sub> = 10 V, see Figure 45
Overvoltage Response Time, tresponse	90			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 43
•	115	130	130	ns max	
Overvoltage Recovery Time, trecovery	745			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 44
, , ,	945	965	970	ns max	
Charge Injection, Q <sub>INJ</sub>	-0.4			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF, see Figure 48}$
Off Isolation	-76			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 40
Channel-to-Channel Crosstalk				3.2 3/12	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 42
Adjacent Channels	<b>-75</b>			dB typ	1.
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise,	0.005			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 15 \text{ V p-p}$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ , see
THD + N	0.003			70 typ	Figure 39
–3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 41
ADG5208F	190			MHz typ	
ADG5209F	290			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 41
C <sub>s</sub> (Off)	4			pF typ	$V_s = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	'			P. 17P	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
ADG5208F	13			pF typ	V3 = 0 V,1 = 1 WH12
ADG5209F	8			pF typ	
C <sub>D</sub> (On), C <sub>S</sub> (On)				pi typ	$V_S = 0 V, f = 1 MHz$
ADG5208F	20			pF typ	V3 = 0 V,1 = 1 Will 2
ADG5200F	14			pF typ	
POWER REQUIREMENTS	1 7			рг сур	$V_{DD} = +16.5 \text{ V}; V_{SS} = -16.5 \text{ V}; \text{ GND} = 0 \text{ V};$
FOWER REQUIREMENTS					$digital inputs = 0 V, 5 V, or V_{DD}$
Normal Mode					
I <sub>DD</sub>	1.3			mA typ	
וטט	2		2	mA max	
$I_{GND}$	0.75			mA typ	
IGND	1.25		1.25	mA max	
Iss	0.65		1.23	mA typ	
ISS	0.8		0.85	mA max	
Fault Mode	0.0		0.63	IIIA IIIax	V - 155 V
	1.6			m A turn	$V_S = \pm 55 \text{ V}$
$I_{DD}$	1.6		1 2 2	mA typ	
	2.2		2.3	mA max	
$I_GND$	0.9		1.7	mA typ	
	1.6		1.7	mA max	
$I_{SS}$	0.65			mA typ	
	1.0		1.1	mA max	CND OV
$V_{DD}/V_{SS}$			±5	V min	GND = 0 V
		1	±22	V max	GND = 0 V

 $<sup>^{\</sup>rm 1}$  Guaranteed by design; not subject to production test.

## ±20 V DUAL SUPPLY

 $V_{\text{DD}} = 20 \text{ V} \pm 10\%, V_{\text{SS}} = -20 \text{ V} \pm 10\%, GND = 0 \text{ V}, C_{\text{DECOUPLING}} = 0.1 \text{ } \mu\text{F}, unless otherwise noted.}$ 

Table 2.

Parameter	+25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = +18 \text{ V}, V_{SS} = -18 \text{ V}, \text{ see Figure 38}$
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	260			Ωtyp	$V_S = \pm 15 \text{ V, } I_S = -1 \text{ mA}$
	280	345	405	Ω max	
	250	5 .5		Ωtyp	$V_S = \pm 13.5 \text{ V}, I_S = -1 \text{ mA}$
	270	335	395	Ω max	13 =10.0 17.5
On-Resistance Match Between	2.5	333	373	Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -1 \text{ mA}$
Channels, ΔR <sub>ON</sub>					V5 - ±13 V,151 111A
	6	12	13	Ω max	
	2.5			Ω typ	$V_S = \pm 13.5 \text{ V}, I_S = -1 \text{ mA}$
	6	12	13	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	12.5			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -1 \text{ mA}$
	14	15	15	Ω max	
	1.5			Ω typ	$V_S = \pm 13.5 \text{ V}, I_S = -1 \text{ mA}$
	3.5	4	4	Ωmax	
Threshold Voltage, V <sub>T</sub>	0.7			V typ	See Figure 30
LEAKAGE CURRENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}, \text{ see Figure 36}$
20a.00 0.1 20a.0age, 13 (01.1)	±1	±2	±5	nA max	13 113 1/15 1/3cc i igaic 30
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1	<u></u> 2	-5	nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}, \text{ see Figure 36}$
Drain on Leakage, in (Oir)	±0.1	±5	±10	nA max	V <sub>S</sub> = ±13 V, V <sub>B</sub> = +13 V, see Figure 30
		エン	±10		V V 115V 222 Figure 27
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.3	120	. 25	nA typ	$V_S = V_D = \pm 15 \text{ V}$ , see Figure 37
FALIIT	±1.5	±20	±25	nA max	
FAULT					
Source Leakage Current, Is					22 / 22 / 23 / 24 / 25 / 25 / 25 / 25 / 25 / 25 / 25
With Overvoltage	±66			μA typ	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V},$ see Figure 35
Power Supplies Grounded or Floating	±25			μA typ	$V_{DD} = 0 \text{ V or floating}, V_{SS} = 0 \text{ V or floating}, GND =$
					0 V, $Ax = 0 V$ or floating, $V_S = \pm 55 V$ , see Figure 34
Drain Leakage Current, ID					
With Overvoltage	±10			nA typ	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V},$ see Figure 35
	±2	±2	±2	μA max	
Power Supplies Grounded	±500			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{Ax} = 0 \text{ V}, \text{see Figure 34}$
	±700	±700	±700	nA max	, , , , , , , , , , , , , , , , , , , ,
Power Supplies Floating	±50	±50	±50	μA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_{S}$ =
Tower supplies Floating		_50	_50	μπτηρ	$\pm 55 \text{ V, Ax} = 0 \text{ V, see Figure 34}$
DIGITAL INPUTS					
Input Voltage					
High, V <sub>INH</sub>			2.0	V min	
Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	±0.7			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
	±1.1		±1.2	μA max	1 1.3 5. 1.00
Digital Input Capacitance, C <sub>IN</sub>	5.0			pF typ	
Digital Iliput Capacitalice, CN	5.0		İ	ρι typ	

Parameter	+25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	190			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
	245	270	285	ns max	V <sub>s</sub> = 10 V, see Figure 47
ton (EN)	185			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
	250	270	280	ns max	V <sub>s</sub> = 10 V, see Figure 46
t <sub>OFF</sub> (EN)	95			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
	120	145	145	ns max	$V_S = 10 \text{ V}$ , see Figure 46
Break-Before-Make Time Delay, t <sub>D</sub>	140			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
			90	ns min	$V_s = 10 \text{ V}$ , see Figure 45
Overvoltage Response Time, tresponse	75			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 43
<b>.</b>	105	105	105	ns max	
Overvoltage Recovery Time, trecovery	820			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 44
,	1100	1250	1400	ns max	, it is provided the control of the
Charge Injection, Q <sub>INJ</sub>	-0.8	.200		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF, see Figure 48}$
Off Isolation	-76			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 40
Channel-to-Channel Crosstalk	, 0			45 () P	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ , see Figure 42
Adjacent Channels	<b>-75</b>			dB typ	N_ = 30 12, C_ = 3 p1,1 = 1 Will 12,3 cc 1 iguic 12
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise,	0.005			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 20 \text{ V p-p}$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ ,
THD + N	0.003			<sup>70</sup> typ	see Figure 39
–3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 41
ADG5208F	190			MHz typ	NE 30 17 CE 3 pr/ see rigure 11
ADG5209F	290			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 41
C <sub>S</sub> (Off)	4			pF typ	$V_s = 0 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	-			рг тур	$V_S = 0 \text{ V}, T = T \text{ WHZ}$ $V_S = 0 \text{ V}, f = 1 \text{ MHz}$
ADG5208F	12			nE tun	VS — U V, I — I IVITIZ
				pF typ	
ADG5209F	8			pF typ	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
C <sub>D</sub> (On), C <sub>S</sub> (On)	10				$V_S = 0 V, f = 1 MHz$
ADG5208F	19			pF typ	
ADG5209F	14			pF typ	
POWER REQUIREMENTS					$V_{DD} = +22 \text{ V; } V_{SS} = -22 \text{ V; } GND = 0 \text{ V; digital}$ inputs = 0 V, 5 V, or $V_{DD}$
Navasal Mada					$    \mathbf{niputs} = 0 \mathbf{v}, 5 \mathbf{v}, 0 \mathbf{v}_{DD}    $
Normal Mode	1.2			A	
I <sub>DD</sub>	1.3			mA typ	
	2		2	mA max	
IGND	0.75		4.05	mA typ	
	1.25		1.25	mA max	
Iss	0.65			mA typ	
	0.8		0.85	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
I <sub>DD</sub>	1.6			mA typ	
	2.2		2.3	mA max	
$I_{GND}$	0.9			mA typ	
	1.6		1.7	mA max	
I <sub>SS</sub>	0.65			mA typ	
	1.0		1.1	mA max	
$V_{DD}/V_{SS}$			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

 $<sup>^{\</sup>rm 1}$  Guaranteed by design; not subject to production test.

## **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu\text{F}$ , unless otherwise noted.

Table 3.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}, \text{ see Figure 38}$
Analog Signal Range			0 V to V <sub>DD</sub>	V	_
On Resistance, R <sub>ON</sub>	630			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -1 \text{ mA}$
	690	710	730	Ω max	
	270			Ωtyp	$V_s = 3.5 \text{ V to } 8.5 \text{ V, } I_s = -1 \text{ mA}$
	290	355	410	Ω max	
On-Resistance Match Between	6			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -1 \text{ mA}$
Channels, ΔR <sub>ON</sub>	17	19	19	Ω max	
	3			Ω typ	$V_S = 3.5 \text{ V to } 8.5 \text{ V}, I_S = -1 \text{ mA}$
	6.5	11	12	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	380			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA}$
,,	440	460	460	Ω max	
	25			Ωtyp	$V_s = 3.5 \text{ V to } 8.5 \text{ V, } I_s = -1 \text{ mA}$
	27	28	28	Ω max	13 0.0 1 00 0.0 1,15
Threshold Voltage, V <sub>T</sub>	0.7		20	V typ	See Figure 30
LEAKAGE CURRENTS	0.7			1 196	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_{S} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V}, \text{ see Figure 36}$
Source on Leakage, is (OII)	±0.1	±2	±5	nA max	vs = 1 v/10 v, vb = 10 v/1 v, see rigule 30
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1	12	1.3	nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}, \text{ see Figure 36}$
Dialii Oli Leakage, ib (Oli)	±0.1	±5	+10	nA max	V <sub>S</sub> = 1 V/10 V, V <sub>D</sub> = 10 V/1 V, see Figure 30
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.3	Ξ3	±10		$V_S = V_D = 1 \text{ V}/10 \text{ V}$ , see Figure 37
Channel On Leakage, ID (On), IS (On)	±0.5 ±1.5	±20	±25	nA typ nA max	$\mathbf{v}_{S} = \mathbf{v}_{D} = 1 \text{ V/10 V, see Figure 3/}$
FALIIT	11.5	120	123	IIA IIIax	
FAULT					
Source Leakage Current, Is	163				V 13.2VV 0V CND 0VV 155V
With Overvoltage	±63			μA typ	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V},$ see Figure 35
Power Supplies Grounded or Floating	±25			μA typ	$V_{DD} = 0 \text{ V}$ or floating, $V_{SS} = 0 \text{ V}$ or floating, GND = $0 \text{ V}$ , Ax = $0 \text{ V}$ or floating, $V_{S} = \pm 55 \text{ V}$ , see Figure 34
Drain Leakage Current, I <sub>D</sub>					
With Overvoltage	±10			nA typ	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V},$ see Figure 35
	±50	±70	±90	nA max	see rigule 33
Power Supplies Grounded	±500	±70	100	nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{Ax} = 0 \text{ V}, \text{So Figure 34}$
	±700	±700	±700	nA max	0 V, see Figure 34
Power Supplies Floating	±50	±50	±50	μA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_{S}$ = $\pm 55$ V, $Ax$ = 0 V, see Figure 34
DIGITAL INPUTS					
Input Voltage					
High, V <sub>INH</sub>			2.0	V min	
Low, V <sub>INL</sub>			0.8	V max	
	±0.7			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
Input Current lini or lini		1	1	μαιιγρ	VIII VUND OI VUU
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	±1.1		±1.2	μA max	

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, ttransition	160			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
	200	215	230	ns max	$V_S = 8 \text{ V}$ , see Figure 47
ton (EN)	160			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
	200	220	235	ns max	$V_S = 8 \text{ V}$ , see Figure 46
t <sub>OFF</sub> (EN)	130			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
	155	160	160	ns max	$V_S = 8 \text{ V}$ , see Figure 46
Break-Before-Make Time Delay, t <sub>D</sub>	95			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
			65	ns min	$V_S = 8 V$ , see Figure 45
Overvoltage Response Time, tresponse	110			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 43
	145	145	145	ns max	
Overvoltage Recovery Time, trecovery	500			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 44
	655	720	765	ns max	
Charge Injection, Q <sub>INJ</sub>	0.9			pC typ	$V_S = 6 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ , see Figure 48
Off Isolation	-74			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 40
Channel-to-Channel Crosstalk					$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 42
Adjacent Channels	-75			dB typ	
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.044			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 6 \text{ V p-p}$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ , see Figure 39
–3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 41
ADG5208F	175			MHz typ	
ADG5209F	270			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 4
C <sub>s</sub> (Off)	4			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> (Off)					$V_S = 6 V$ , $f = 1 MHz$
ADG5208F	14			pF typ	
ADG5209F	8			pF typ	
$C_D$ (On), $C_S$ (On)					$V_S = 6 V, f = 1 MHz$
ADG5208F	21			pF typ	
ADG5209F	14			pF typ	
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}; V_{SS} = 0 \text{ V}; GND = 0 \text{ V}; digital}$
					inputs = $0 \text{ V}$ , $5 \text{ V}$ , or $V_{DD}$
Normal Mode					
$I_{DD}$	1.3			mA typ	
	2		2	mA max	
I <sub>GND</sub>	0.75			mA typ	
	1.4		1.4	mA max	
Iss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
I <sub>DD</sub>	1.6			mA typ	
	2.2		2.3	mA max	
$I_{GND}$	0.9			mA typ	
<del></del>	1.6		1.7	mA max	
I <sub>ss</sub>	0.65			mA typ	Digital inputs = 5 V
	1.0		1.1	mA max	$V_S = \pm 55 \text{ V}, V_D = 0 \text{ V}$
$V_{DD}$			8	V min	GND = 0 V
- UU			44	V max	GND = 0 V

 $<sup>^{\</sup>rm 1}$  Guaranteed by design; not subject to production test.

## **36 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 36 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu F$ , unless otherwise noted.

Table 4.

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 32.4 \text{ V, } V_{SS} = 0 \text{ V, see Figure 38}$
Analog Signal Range			0 V to V <sub>DD</sub>	٧	_
On Resistance, R <sub>ON</sub>	310			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -1 \text{ mA}$
	335	415	480	Ω max	
	250			Ωtyp	$V_S = 4.5 \text{ V to } 28 \text{ V, } I_S = -1 \text{ mA}$
	270	335	395	Ω max	
On-Resistance Match Between	3	333		Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -1 \text{ mA}$
Channels, ΔR <sub>ON</sub>				12 () [	V <sub>2</sub> = 0 V to 30 V <sub>1</sub> I <sub>2</sub> = 1 IIIIV
2.3	7	16	18	Ω max	
	3			Ωtyp	$V_S = 4.5 \text{ V to } 28 \text{ V, } I_S = -1 \text{ mA}$
	6.5	11	12	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	62	' '	'-	Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -1 \text{ mA}$
Of Resistance Flattiess, Relation)	70	85	100	$\Omega$ max	V <sub>3</sub> = 0 V to 50 V, I <sub>5</sub> = 1 111/1
	1.5	63	100		V = 45V+0 30V L = 1 mA
	3.5		1	Ωtyp	$V_S = 4.5 \text{ V to } 28 \text{ V, } I_S = -1 \text{ mA}$
T. 1 111/16 1/		4	4	Ω max	C 5: 20
Threshold Voltage, V <sub>T</sub>	0.7			V typ	See Figure 30
LEAKAGE CURRENTS					$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = 1 \text{ V} / 30 \text{ V}, V_D = 30 \text{ V} / 1 \text{ V}, \text{ see Figure 36}$
	±1	±2	±5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = 1 \text{ V} / 30 \text{ V}, V_D = 30 \text{ V} / 1 \text{ V}, \text{ see Figure 36}$
	±1	±5	±10	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.3			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ , see Figure 37
	±1.5	±20	±25	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage	±58			μA typ	$V_{DD} = +39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = +55 \text{ V}, -40 \text{ V}, \text{ see Figure 35}$
Power Supplies Grounded or	±25			μA typ	$V_{DD} = 0 \text{ V or floating, } V_{SS} = 0 \text{ V or floating, GND} =$
Floating					0 V, $Ax = 0 V$ or floating, $V_S = \pm 55 V$ , see Figure 34
Drain Leakage Current, I <sub>D</sub>					
With Overvoltage	±10			nA typ	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{ see}$ Figure 35
	±50	±70	±90	nA max	
Power Supplies Grounded	±500			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = +55 \text{ V}, -40 \text{ V}, $ Ax = 0  V,  see Figure 34
	±700	±700	±700	nA max	, , , , , , , , , , , , , , , , , , ,
Power Supplies Floating	±50	±50	±50	μA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_S$ = ±55 V, $Ax = 0$ V, see Figure 34
DIGITAL INPUTS					
Input Voltage					
High, V <sub>INH</sub>			2.0	V min	
Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	±0.7		0.0	μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
input Current, fine of fine	±0.7 ±1.1		±1.2	μΑ typ μΑ max	VIN — VGND OI VDD
Digital Input Capacitance, C <sub>IN</sub>	5.0		<u> </u>		
Digital input Capacitance, C <sub>IN</sub>	5.0		1	pF typ	

Parameter	+25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	180			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
	230	245	255	ns max	V <sub>s</sub> = 18 V, see Figure 47
t <sub>ON</sub> (EN)	175			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
	225	245	260	ns max	$V_S = 18 \text{ V}$ , see Figure 46
t <sub>OFF</sub> (EN)	105			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
,	135	150	150	ns max	$V_S = 18 \text{ V}$ , see Figure 46
Break-Before-Make Time Delay, t <sub>D</sub>	105			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$
,,,,			65	ns min	$V_s = 18 \text{ V}$ , see Figure 45
Overvoltage Response Time, tresponse	60			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 43
o retroiting mesperior initial vines onse	80	85	85	ns max	
Overvoltage Recovery Time, trecovery	1400			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , see Figure 44
Overvoitage necovery rime, trecovery	1900	2100	2200	ns max	N <sub>L</sub> = 1 182, e <sub>L</sub> = 3 pr, see rigare 11
Charge Injection, Q <sub>INJ</sub>	-0.9	2100	2200	pC typ	$V_S = 18 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF, see Figure 48}$
Off Isolation	-75				_
Channel-to-Channel Crosstalk	-/3			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 40 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 42
	7.			-ID 4	$R_L = 5012$ , $C_L = 5$ pr, $I = 1$ MHz, see Figure 42
Adjacent Channels	-75 20			dB typ	
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.007			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 18 \text{ V p-p}$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ ,
					see Figure 39
–3 dB Bandwidth	200				$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 41
ADG5208F	200			MHz typ	
ADG5209F	300			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 41
Cs (Off)	3			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> (Off)					$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
ADG5208F	12			pF typ	
ADG5209F	7			pF typ	
$C_D$ (On), $C_S$ (On)					$V_S = 18 \text{ V, } f = 1 \text{ MHz}$
ADG5208F	19			pF typ	
ADG5209F	12			pF typ	
POWER REQUIREMENTS					$V_{DD} = 39.6 \text{ V}$ ; $V_{SS} = 0 \text{ V}$ ; $GND = 0 \text{ V}$ ; digital inputs =
					0 V, 5 V, or V <sub>DD</sub>
Normal Mode					
$I_{DD}$	1.3			mA typ	
	2		2	mA max	
I <sub>GND</sub>	0.75			mA typ	
	1.4		1.4	mA max	
Iss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_S = +55 \text{ V}, -40 \text{ V}$
$I_{DD}$	1.6			mA typ	·
	2.2		2.3	mA max	
$I_{GND}$	0.9			mA typ	
2	1.6		1.7	mA max	
I <sub>ss</sub>	0.65			mA typ	
•33	1.0		1.1	mA max	
$V_{DD}$	1.0		8	V min	GND = 0 V
עט ע			44	V max	GND = 0 V

 $<sup>^{\</sup>rm 1}$  Guaranteed by design; not subject to production test.

# CONTINUOUS CURRENT PER CHANNEL, Sx, D, OR Dx

Table 5.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
ADG5208F					
16-Lead TSSOP, $\theta_{JA} = 112.6$ °C/W	27	16	8	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5$ V
	16	11	7	mA max	$V_S = V_{SS}$ to $V_{DD}$
16-Lead LFCSP, $\theta_{JA} = 30.4$ °C/W	48	25	11	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5$ V
	27	17	9	mA max	$V_S = V_{SS}$ to $V_{DD}$
ADG5209F					
16-Lead TSSOP, $\theta_{JA} = 112.6$ °C/W	20	13	8	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5$ V
	12	8	6	mA max	$V_S = V_{SS}$ to $V_{DD}$
16-Lead LFCSP, $\theta_{JA} = 30.4$ °C/W	36	20	10	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5$ V
	21	13	8	mA max	$V_S = V_{SS}$ to $V_{DD}$

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

Table 0.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	48 V
V <sub>DD</sub> to GND	−0.3 V to +48 V
V <sub>ss</sub> to GND	-48 V to +0.3 V
Sx Pins	−55 V to +55 V
$Sx$ to $V_{DD}$ or $V_{SS}$	80 V
$V_S$ to $V_D$	80 V
D or Dx Pins <sup>1</sup>	$V_{SS} = 0.7 \text{ V to } V_{DD} + 0.7 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs <sup>2</sup>	GND – 0.7 V to 48 V or 30 mA, whichever occurs first
Peak Current, Sx, D, or Dx Pins	72.5 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx, D, or Dx Pins	Data <sup>3</sup> + 15%
D or Dx Pins, Overvoltage State, Load Current	1 mA
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ <sub>JA</sub> (4-Layer Board)	
16-Lead TSSOP	112.6°C/W
16-Lead LFCSP	30.4°C/W
Reflow Soldering Peak Temperature, Pb-Free	As per JEDEC J-STD-020

<sup>&</sup>lt;sup>1</sup> Overvoltages at the D or Dx pins are clamped by internal diodes. Limit the current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

#### **ESD CAUTION**





**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> The digital inputs are the EN and Ax pins.

<sup>&</sup>lt;sup>3</sup> See Table 5.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





NOTES
1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, VSS.

Figure 4. ADG5208F Pin Configuration (LFCSP)

Figure 3. ADG5208F Pin Configuration (TSSOP)

Table 7. ADG5208F Pin Function Descriptions


Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	15	A0	Logic Control Input.
2	16	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches.
3	1	$V_{SS}$	Most Negative Power Supply Potential.
4	2	S1	Overvoltage Protected Source Terminal 1. This pin can be an input or an output.
5	3	S2	Overvoltage Protected Source Terminal 2. This pin can be an input or an output.
6	4	S3	Overvoltage Protected Source Terminal 3. This pin can be an input or an output.
7	5	S4	Overvoltage Protected Source Terminal 4. This pin can be an input or an output.
8	6	D	Drain Terminal. This pin can be an input or an output.
9	7	S8	Overvoltage Protected Source Terminal 8. This pin can be an input or an output.
10	8	S7	Overvoltage Protected Source Terminal 7. This pin can be an input or an output.
11	9	S6	Overvoltage Protected Source Terminal 6. This pin can be an input or an output.
12	10	S5	Overvoltage Protected Source Terminal 5. This pin can be an input or an output.
13	11	$V_{DD}$	Most Positive Power Supply Potential.
14	12	GND	Ground (0 V) Reference.
15	13	A2	Logic Control Input.
16	14	A1	Logic Control Input.
N/A <sup>1</sup>	0	EPAD	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>SS</sub> .


<sup>&</sup>lt;sup>1</sup> N/A means not applicable.

Table 8. ADG5208F Truth Table

A2	A1	A0	EN	On Switch	_
X <sup>1</sup>	X <sup>1</sup>	X <sup>1</sup>	0	None	
0	0	0	1	S1	
0	0	1	1	S2	
0	1	0	1	S3	
0	1	1	1	S4	
1	0	0	1	S5	
1	0	1	1	S6	
1	1	0	1	S7	
1	1	1	1	S8	

<sup>&</sup>lt;sup>1</sup> X is don't care.





NOTES
1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, VSS.

Figure 5. ADG5209F Pin Configuration (TSSOP)

Figure 6. ADG5209F Pin Configuration (LFCSP)

Table 9. ADG5209F Pin Function Descriptions

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	15	A0	Logic Control Input.
2	16	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches.
3	1	V <sub>SS</sub>	Most Negative Power Supply Potential.
4	2	S1A	Overvoltage Protected Source Terminal 1A. This pin can be an input or an output.
5	3	S2A	Overvoltage Protected Source Terminal 2A. This pin can be an input or an output.
6	4	S3A	Overvoltage Protected Source Terminal 3A. This pin can be an input or an output.
7	5	S4A	Overvoltage Protected Source Terminal 4A. This pin can be an input or an output.
8	6	DA	Drain Terminal A. This pin can be an input or an output.
9	7	DB	Drain Terminal B. This pin can be an input or an output.
10	8	S4B	Overvoltage Protected Source Terminal 4B. This pin can be an input or an output.
11	9	S3B	Overvoltage Protected Source Terminal 3B. This pin can be an input or an output.
12	10	S2B	Overvoltage Protected Source Terminal 2B. This pin can be an input or an output.
13	11	S1B	Overvoltage Protected Source Terminal 1B. This pin can be an input or an output.
14	12	$V_{DD}$	Most Positive Power Supply Potential.
15	13	GND	Ground (0 V) Reference.
16	14	A1	Logic Control Input.
N/A¹	0	EPAD	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, Vss.

<sup>&</sup>lt;sup>1</sup> N/A means not applicable.

Table 10. ADG5209F Truth Table

A1	A0	EN	On Switch Pair
X <sup>1</sup>	X <sup>1</sup>	0	None
0	0	1	S1x
0	1	1	S2x
1	0	1	S3x
1	1	1	S4x

<sup>&</sup>lt;sup>1</sup> X is don't care.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$ , Dual Supply




Figure 8.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$ , 12 V Single Supply




Figure 9.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$ , 36 V Single Supply




Figure 10.  $R_{ON}$  as a Function of  $V_{S_r}$   $V_D$  for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 11.  $R_{ON}$  as a Function of  $V_{S_r}$   $V_D$  for Different Temperatures,  $\pm 20 \text{ V}$  Dual Supply




Figure 12.  $R_{ON}$  as a Function of  $V_{S_r}$   $V_D$  for Different Temperatures, 12 V Single Supply




Figure 13.  $R_{ON}$  as a Function of  $V_{S_r}$   $V_D$  for Different Temperatures, 36 V Single Supply




Figure 14. Leakage Current vs. Temperature, ±15 V Dual Supply




Figure 15. Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 16. Leakage Current vs. Temperature, 12 V Single Supply




Figure 17. Leakage Current vs. Temperature, 36 V Single Supply




Figure 18. Overvoltage Leakage Current vs. Temperature,  $\pm 15$  V Dual Supply




Figure 19. Overvoltage Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 20. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply




Figure 21. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply




Figure 22. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 23. Crosstalk vs. Frequency, ±15 V Dual Supply




Figure 24. Charge Injection vs. Source Voltage (V<sub>s</sub>), Single Supply




Figure 25. Charge Injection vs. Source Voltage (Vs), Dual Supply




Figure 26. ACPSRR vs. Frequency, ±15 V Dual Supply




Figure 27. THD + N vs. Frequency




Figure 28. Bandwidth vs. Frequency




Figure 29. t<sub>TRANSITION</sub> vs. Temperature




Figure 30. Threshold Voltage ( $V_T$ ) vs. Temperature




Figure 31. Drain Output Response to Positive Overvoltage




Figure 32. Drain Output Response to Negative Overvoltage




Figure 33. Large Voltage Signal Tracking vs. Frequency

# **TEST CIRCUITS**




Figure 34. Switch Unpowered Leakage




Figure 35. Switch Overvoltage Leakage




Figure 36. Off Leakage




Figure 37. On Leakage





Figure 38. On Resistance



 $\begin{array}{c|c} & & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\$ 

Figure 40. Off Isolation




Figure 41. Bandwidth




Figure 42. Channel-to-Channel Crosstalk




Figure 43. Overvoltage Response Time, tresponse




Figure 44. Overvoltage Recovery Time, trecovery




Figure 45. Break-Before-Make Time Delay, t<sub>D</sub>




Figure 46. Enable Delay, t<sub>ON</sub> (EN), t<sub>OFF</sub> (EN)




Figure 47.Address to Output Switching Time, ttransition




Figure 48. Charge Injection, Q<sub>INJ</sub>

## **TERMINOLOGY**

#### $I_{DD}$

 $I_{\rm DD}$  represents the positive supply current.

#### Iss

Iss represents the negative supply current.

#### $V_D, V_S$

 $V_D$  and  $V_S$  represent the analog voltage on the D or Dx pins and the Sx pins, respectively.

#### $\mathbf{R}_{\text{ON}}$

 $R_{\text{ON}}$  represents the ohmic resistance between the D or Dx pins and the Sx pins.

#### $\Delta R_{\text{ON}}$

 $\Delta R_{\text{ON}}$  represents the difference between the  $R_{\text{ON}}$  of any two channels.

#### R<sub>FLAT(ON)</sub>

R<sub>FLAT(ON)</sub> is the flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

#### Is (Off)

Is (off) is the source leakage current with the switch off.

#### I<sub>D</sub> (Off)

I<sub>D</sub> (off) is the drain leakage current with the switch off.

### $I_D$ (On), $I_S$ (On)

 $I_{\rm D}$  (on) and  $I_{\rm S}$  (on) represent the channel leakage currents with the switch on.

#### $V_{INI}$

 $V_{\text{INL}}$  is the maximum input voltage for Logic 0.

#### $V_{INH}$

 $V_{\text{INH}}$  is the minimum input voltage for Logic 1.

#### IINL, IINH

 $I_{\rm INL}$  and  $I_{\rm INH}$  represent the low and high input currents of the digital inputs.

#### C<sub>D</sub> (Off)

 $C_{\rm D}$  (off) represents the off switch drain capacitance, which is measured with reference to ground.

#### Cs (Off)

 $C_s$  (off) represents the off switch source capacitance, which is measured with reference to ground.

#### $C_D$ (On), $C_S$ (On)

 $C_D$  (on) and  $C_S$  (on) represent the on switch capacitances, which are measured with reference to ground.

#### $C_{\text{IN}}$

C<sub>IN</sub> is the digital input capacitance.

#### ton (EN)

t<sub>ON</sub> (EN) represents the delay between applying the digital control input and the output switching on (see Figure 46).

#### toff (EN)

 $t_{\text{OFF}}$  (EN) represents the delay between applying the digital control input and the output switching off (see Figure 46).

#### **t**TRANSITION

ttransition represents the delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

#### ťπ

 $t_{\rm D}$  represents the off time measured between the 90% points of both switches when switching from one address state to another.

#### **TRESPONSE**

 $t_{RESPONSE}$  represents the delay between the source voltage exceeding the supply voltage by 0.5 V and the drain voltage falling to 50% of its peak voltage.

#### **t**recovery

 $t_{\text{RECOVERY}}$  represents the delay between an overvoltage on the Sx pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to 50% of its peak voltage.

#### Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

#### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### **Channel-to-Channel Crosstalk**

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### **Insertion Loss**

Insertion loss is the loss due to the on resistance of the switch.

#### -3 dB Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

### AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. ACPSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of  $0.62~\mathrm{V}$  p-p.

#### On Response

On response is the frequency response of the on switch.

#### $\mathbf{V}_{\mathsf{T}}$

 $V_T$  is the voltage threshold at which the overvoltage protection circuitry engages (see Figure 30).

#### Total Harmonic Distortion Plus Noise (THD + N)

THD + N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## THEORY OF OPERATION

#### **SWITCH ARCHITECTURE**

Each channel of the ADG5208F/ADG5209F consists of a parallel pair of NDMOS and PDMOS transistors. This construction provides excellent performance across the signal range. The ADG5208F/ADG5209F channels operate as standard switches when input signals with a voltage between  $V_{\text{SS}}$  and  $V_{\text{DD}}$  are applied. For example, the on resistance is 250  $\Omega$  typically and opening or closing the switch is controlled using the appropriate address pins.

Additional internal circuitry enables the switch to detect overvoltage inputs by comparing the voltage on a source pin with  $V_{\rm DD}$  and  $V_{\rm SS}.$  A signal is considered overvoltage if it exceeds the supply voltages by the voltage threshold,  $V_{\rm T}.$  The threshold voltage is typically 0.7 V, but can range from 0.8 V at  $-40^{\circ}\text{C}$  down to 0.6 V at  $+125^{\circ}\text{C}.$  See Figure 30 to see the change in  $V_{\rm T}$  with operating temperature.

The voltage range that can be applied to any source input is +55 V to -55 V. When the device is powered using a single supply of 25 V or greater, the minimum signal level increases from -55 V to -40 V at  $V_{\rm DD}$  = +40 V to remain within the 80 V maximum rating. Construction of the process allows the channel to withstand 80 V across the switch when it is opened. These overvoltage limits apply whether the power supplies are present or not.




Figure 49. Switch Channel and Control Function

#### **Overvoltage Reaction**

When an overvoltage condition is detected on a source pin, the switch automatically opens regardless of the digital logic state. The source pin becomes high impedance and, if that source pin is selected, the drain pin is pulled to the supply that was exceeded. For example, if the source voltage exceeds  $V_{\rm DD}$ , then the drain output pulls to  $V_{\rm DD}$ , similarly for  $V_{SS}$ . In Figure 31, the voltage on the drain pin can be seen to follow the voltage on the source pin until the switch turns off completely. The drain pin then pulls to GND due to the 1 k $\Omega$  load resistor; otherwise, it pulls to the  $V_{\rm DD}$  supply. The maximum voltage on the drain is limited by the internal ESD diodes and the rate at which the output voltage discharges is dependent on the load at the pin.

During overvoltage conditions, the leakage current into and out of the source pins is limited to tens of microamperes. If the source pin is unselected, only nanoamperes of leakage appear on the drain pin. However, if the source is selected, the pin is pulled to the supply rail. The device that pulls the drain pin to the rail has an impedance of approximately 40 k $\Omega$ ; thus, the D or Dx pin current is limited to approximately 1 mA during a shorted load condition. This internal impedance also determines the minimum external load resistance required to ensure that the drain pin is pulled to the desired voltage level during a fault. When an overvoltage event occurs, the channels undisturbed by the overvoltage input continue to operate normally without additional crosstalk.

#### **ESD Performance**

The drain pins have ESD protection diodes to the rails and the voltage at these pins must not exceed the supply voltage. The source pins have specialized ESD protection that allows the signal voltage to reach ±55 V regardless of supply voltage level. See Figure 49 for an overview of the switch channel function.

#### Trench Isolation

In the ADG5208F and ADG5209F, an insulating oxide layer (trench) is placed between the NDMOS and the PDMOS transistors of each switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a switch that is latch-up immune under all circumstances.




Figure 50. Trench Isolation

#### **FAULT PROTECTION**

When the voltages at the source inputs exceed  $V_{\rm DD}$  or  $V_{SS}$  by  $V_{\rm T}$ , the switch turns off or, if the device is unpowered, the switch remains off. The switch input remains high impedance regardless of the digital input state and if it is selected, the drain pulls to either  $V_{\rm DD}$  or  $V_{SS}$ . Signal levels up to +55 V and –55 V are blocked in both the powered and unpowered condition as long as the 80 V limitation between the source and supply pins is met.

#### **Power-On Protection**

The following three conditions must be satisfied for the switch to be in the on condition:

- $V_{DD}$  to  $V_{SS} \ge 8 \text{ V}$
- The input signal is between  $V_{SS} V_T$  and  $V_{DD} + V_T$
- The digital logic control input is active

When the switch is turned on, signal levels up to the supply rails are passed.

The switch responds to an analog input that exceeds  $V_{\rm DD}$  or  $V_{\rm SS}$  by a threshold voltage,  $V_{\rm T}$ , by turning off. The absolute input voltage limits are -55 V and +55 V, while maintaining an 80 V limit between the source pin and the supply rails. The switch remains off until the voltage at the source pin returns to between  $V_{\rm DD}$  and  $V_{\rm SS}$ .

The fault response time ( $t_{RESPONSE}$ ) when powered by a  $\pm 15~V$  dual supply is typically 90 ns and the fault recovery time ( $t_{RECOVERY}$ ) is 745 ns. These vary with supply voltages and output load conditions.

Exceeding ±55 V on any source input may damage the ESD protection circuitry on the device.

The maximum stress across the switch channel is 80 V, therefore, the user must pay close attention to this limit under a fault condition.

For example, consider the case where the device is set up as shown in Figure 51.

- $V_{DD}/V_{SS} = \pm 22 \text{ V}$ , S1 = +22 V, S1 is selected
- S2 has a −55 V fault and S3 has a +55 V fault
- The voltage between S2 and D = +22 V (-55 V) = +77 V
- The voltage between S3 and D = 55 V 22 V = 33 V

These calculations are all within device specifications: a 55 V maximum fault on the source inputs and a maximum of 80 V across the off switch channel.




Figure 51. ADG5208F in an Overvoltage Condition

#### **Power-Off Protection**

When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance. This state ensures that no current flows and prevents damage to the switch or downstream circuitry. The switch output is a virtual open circuit.

The switch remains off regardless of whether the  $V_{DD}$  and  $V_{SS}$  supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Signal levels of up to  $\pm 55$  V are blocked in the unpowered condition.

### **Digital Input Protection**

The ADG5208F and the ADG5209F can tolerate digital input signals being present on the device without power. When the device is unpowered, the switch is guaranteed to be in the off state, regardless of the state of the digital logic signals.

The digital inputs are protected against positive faults of up to 44 V. The digital inputs do not offer protection against negative overvoltages. ESD protection diodes connected to GND are present on the digital inputs.

## APPLICATIONS INFORMATION

The overvoltage protected family of switches and multiplexers provides robust solutions for instrumentation, industrial, automotive, aerospace, and other harsh environments where overvoltage signals can be present and the system must remain operational both during and after the overvoltage has occurred.

#### **POWER SUPPLY RAILS**

To guarantee correct operation of the device, 0.1  $\mu F$  decoupling capacitors are required.

The ADG5208F and the ADG5209F can operate with bipolar supplies between  $\pm 5~V$  and  $\pm 22~V$ . The supplies on  $V_{DD}$  and  $V_{SS}$  need not be symmetrical, but the  $V_{DD}$  to  $V_{SS}$  range must not exceed 44 V. The ADG5208F and the ADG5209F can also operate with single supplies between 8 V and 44 V with  $V_{SS}$  connected to GND.

These devices are fully specified at  $\pm 15$  V,  $\pm 20$  V,  $\pm 12$  V, and  $\pm 36$  V supply ranges.

#### POWER SUPPLY SEQUENCING PROTECTION

The switch channel remains open when the devices are unpowered and signals from -55 V to +55 V can be applied without damaging the devices. The switch channel closes only when the supplies are connected, a suitable digital control signal is placed on the address pins, and the signal is within normal operating range. Placing the ADG5208F/ADG5209F between external connectors and sensitive components offers protection in systems where a signal is presented to the source pins before the supply voltages are available.

#### **SIGNAL RANGE**

The ADG5208F/ADG5209F switches have overvoltage detection circuitry on their inputs that compares the voltage levels at the source terminals with  $V_{\text{DD}}$  and  $V_{\text{SS}}$ . To protect downstream circuitry from overvoltages, supply the ADG5208F/ADG5209F with voltages that match the intended signal range. The additional protection architecture allows the signals up to the supply rails to be passed and only a signal that exceeds the supply rail by the threshold voltage is then blocked. This signal block offers protection to both the device and any downstream circuitry.

#### POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a bipolar power solution is shown in Figure 52. The ADP7118 and ADP7182 can be used to generate clean positive and negative rails from the ADP5070 (dual switching regulator) output. These rails can be used to power the ADG5208F/ADG5209F amplifier, and/or a precision converter in a typical signal chain.




Figure 52. Bipolar Power Solution

**Table 11. Recommended Power Management Devices** 

Product	Description
ADP5070	1 A/0.6 A, dc-to-dc switching regulator with independent positive and negative outputs
	independent positive and negative outputs
ADP7118	20 V, 200 mA, low noise, CMOS LDO
ADP7142	40 V, 200 mA, low noise, CMOS LDO
ADP7182	–28 V, –200 mA, low noise, linear regulator


#### HIGH VOLTAGE SURGE SUPPRESSION

The ADG5208F/ADG5209F are not intended for use in very high voltage applications. The maximum operating voltage of the transistor is 80 V. In applications where the inputs are likely to be subject to overvoltages exceeding the breakdown voltage, use transient voltage suppressors (TVSs) or similar devices.

#### LARGE VOLTAGE, HIGH FREQUENCY SIGNALS

Figure 33 illustrates the voltage range and frequencies that the ADG5208F/ADG5209F can reliably convey. For signals that extend across the full signal range from  $V_{SS}$  to  $V_{DD}$ , keep the frequency below 1 MHz. If the required frequency is greater than 1 MHz, decrease the signal range appropriately to ensure signal integrity.

# **OUTLINE DIMENSIONS**



#### **COMPLIANT TO JEDEC STANDARDS MO-153-AB**

Figure 53. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)




Figure 54. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-17) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG5208FBCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17
ADG5208FBRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5208FBRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5209FBCPZ-RL7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17
ADG5209FBRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5209FBRUZ-RL7	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

