

#### FEATURES

High Off Isolation -80 dB at 30 MHz -3 dB Signal Bandwidth 250 MHz +1.8 V to +5.5 V Single Supply Low On-Resistance (15  $\Omega$  Typically) Low On-Resistance Flatness Fast Switching Times t<sub>ON</sub> Typically 8 ns t<sub>OFF</sub> Typically 3 ns Typical Power Consumption < 0.01  $\mu$ W TTL/CMOS Compatible

#### **APPLICATIONS**

Audio and Video Switching RF Switching Networking Applications Battery Powered Systems Communication Systems Relay Replacement Sample-and-Hold Systems

#### **GENERAL DESCRIPTION**

The ADG752 is a low voltage SPDT (single pole, double throw) switch. It is constructed using switches in a T-switch configuration, which results in excellent Off Isolation while maintaining good frequency response in the ON condition.

High off isolation and wide signal bandwidth make this part suitable for switching RF and video signals. Low power consumption and operating supply range of +1.8 V to +5.5 V make it ideal for battery powered, portable instruments.

The ADG752 is designed on a submicron process that provides low power dissipation yet gives high switching speed and low on resistance. This part is a fully bidirectional switch and can handle signals up to and including the supply rails. Break-before-make switching action ensures the input signals are protected against momentary shorting when switching between channels.

The ADG752 is available in 6-lead SOT-23 and 8-lead  $\mu SOIC$  packages.

### **PRODUCT HIGHLIGHTS**

- 1. High Off Isolation –80 dB at 30 MHz.
- 2. -3 dB Signal Bandwidth 250 MHz.
- 3. Low On Resistance (15  $\Omega$ ).
- 4. Low Power Consumption, typically  $<0.01 \mu$ W.
- 5. Break-Before-Make Switching Action.
- 6. Tiny 6-lead SOT-23 and 8-lead µSOIC packages.

### REV. A


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/461-3113 © Analog Devices, Inc., 2013

# CMOS, Low Voltage RF/Video, SPDT Switch

# **ADG752**

#### FUNCTIONAL BLOCK DIAGRAM



# **ADG752\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- Evaluation Board for 6 lead SOT23 Devices in the Switches/Multiplexers Portfolio
- Evaluation Board for 8 lead MSOP Devices in the Switch/ Mux Portfolio

## **DOCUMENTATION**

## Data Sheet

 ADG752: CMOS, Low Voltage, RF/ Video, SPDT Switch Data Sheet

### **User Guides**

- UG-893: Evaluating the 8-Lead MSOP Devices in the Switch/Mux Portfolio
- UG-948: Evaluation Board for 6-Lead SOT-23 Devices in the Switches and Multiplexers Portfolio

## REFERENCE MATERIALS

## **Product Selection Guide**

• Switches and Multiplexers Product Selection Guide

## **Technical Articles**

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones

## DESIGN RESOURCES

- ADG752 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all ADG752 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

# $\label{eq:added_add} ADG752 \mbox{--} SPECIFICATIONS (V_{DD} = +5 \mbox{ V} \pm 10\%, \mbox{ GND} = 0 \mbox{ V}, \mbox{ unless otherwise noted.})$

	B Version -40°C				
Parameter	+25°C	to +85°C	Units	<b>Test Conditions/Comments</b>	
ANALOG SWITCH Analog Signal Range On-Resistance (R <sub>ON</sub> )	15	0 V to V <sub>DD</sub>	V Ω typ	$V_{\rm S} = 0$ V to $V_{\rm DD}$ , $I_{\rm DS} = 10$ mA;	
On-Resistance Match Between Channels (ΔR <sub>ON</sub> ) On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	18 0.1 0.6 2	20 0.6	$\Omega \max$ $\Omega typ$ $\Omega \max$ $\Omega typ$	Test Circuit 1 $V_S = 0 V$ to $V_{DD}$ , $I_{DS} = 10 mA$ $V_S = 0 V$ to 2.5 V, $I_{DS} = 10 mA$	
		3	$\Omega$ max	$V_{\rm DD} = + 4.5 \text{ V}$	
LEAKAGE CURRENTS Source OFF Leakage I <sub>S</sub> (OFF) Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01 \\ \pm 0.25 \\ \pm 0.01 \\ \pm 0.25$	±3.0 ±3.0	nA typ nA max nA typ nA max	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$ Test Circuit 2 $V_D = V_S = 1 \text{ V}, \text{ or } 4.5 \text{ V};$ Test Circuit 3	
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current	0.001	2.4 0.8	V min V max	V – V – V	
I <sub>INL</sub> or I <sub>INH</sub> C <sub>IN</sub> , Digital Input Capacitance	2	±0.5	μA typ μA max pF typ	$V_{IN} = V_{INL}$ or $V_{INH}$	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>ON</sub> t <sub>OFF</sub>	8	13	ns typ ns max ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = 3 V$ , Test Circuit 4 $R_L = 300 \Omega$ , $C_L = 35 pF$ ;	
Break-Before-Make Time Delay	6	5 1	ns max ns typ ns min	$V_S = 3 V$ , Test Circuit 4 $R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = 3 V$ , Test Circuit 5	
Off Isolation Crosstalk	-80 -80		dB typ dB typ	$R_{L} = 50 \Omega, C_{L} = 5 \text{ pF}, f = 30 \text{ MHz};$ Test Circuit 6 $R_{L} = 50 \Omega, C_{L} = 5 \text{ pF}, f = 30 \text{ MHz};$	
–3 dB Bandwidth C <sub>S</sub> (OFF) C <sub>D</sub> , C <sub>S</sub> (ON)	250 4 15		MHz typ pF typ pF typ	Test Circuit 7 $R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 8	
POWER REQUIREMENTS I <sub>DD</sub>	0.001 0.1	0.5	μA typ μA max	V <sub>DD</sub> = +5.5 V Digital Inputs = 0 V or +5.5 V	

NOTES

<sup>1</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# **SPECIFICATIONS** ( $V_{DD} = +3 V \pm 10\%$ , GND = 0 V, unless otherwise noted.)

	B Version				
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V <sub>DD</sub>	V		
On-Resistance (R <sub>ON</sub> )	35		Ω typ	$V_{S} = 0 V$ to $V_{DD}$ , $I_{DS} = 10 mA$ ;	
		50	$\Omega$ max	Test Circuit 1	
On-Resistance Match Between	0.2		$\Omega$ typ	$V_{S} = 0 V$ to $V_{DD}$ , $I_{DS} = 10 mA$	
Channels ( $\Delta R_{ON}$ )	2.5	2.5	$\Omega$ max	0 227 20	
LEAKAGE CURRENTS				V <sub>DD</sub> = +3.3 V	
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_{\rm S} = 3 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/3 \text{ V};$	
	$\pm 0.25$	±3.0	nA max	Test Circuit 2	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01$		nA typ	$V_{s} = V_{D} = 1 V \text{ or } 3 V;$	
	±0.25	±3.0	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0	V min		
Input Low Voltage, V <sub>INI</sub>		0.4	V max		
Input Current			,		
I <sub>INL</sub> or I <sub>INH</sub>	0.001		μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$	
	0.001	±0.5	μA max		
C <sub>IN</sub> , Digital Input Capacitance	2	_ 0.9	pF typ		
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>oN</sub>	10		ns typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ pF;$	
		18	ns max	$V_s = 2 V$ , Test Circuit 4	
t <sub>OFF</sub>	4		ns typ	$R_{\rm L} = 300 \ \Omega, \ C_{\rm L} = 35 \ \rm pF;$	
OFF	-	8	ns max	$V_8 = 2 V$ , Test Circuit 4	
Break-Before-Make Time Delay	6	-	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;	
		1	ns min	$V_{\rm S} = 2$ V, Test Circuit 5	
Off Isolation	-80	•	dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 30 MHz$ ; Test Circuit 6	
Crosstalk	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 30 MHz$ ; Test Circuit 7	
-3 dB Bandwidth	250		MHz typ	$R_{\rm L} = 50 \ \Omega, C_{\rm L} = 5 \ pF$ , Test Circuit 8	
$C_{S}$ (OFF)	4		pF typ		
$C_{\rm D}, C_{\rm S}$ (ON)	15		pF typ		
POWER REQUIREMENTS				$V_{DD} = +3.3 V$	
I <sub>DD</sub>	0.001		μA typ	Digital Inputs = $0 \text{ V or } +3.3 \text{ V}$	
	0.1	0.5	μA max	-0	

**ADG752** 

NOTES

<sup>1</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to GND0.3 V to +6 V
Analog, Digital Inputs <sup>2</sup> $-0.3$ V to V <sub>DD</sub> +0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D100 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D 30 mA
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range
Power Dissipation $(T_J Max-T_A)/\theta_{JA}$
Junction Temperature (T <sub>J</sub> Max)+150°C
µSOIC Package
$\theta_{JA}$ Thermal Impedance
θ <sub>JC</sub> Thermal Impedance 44°C/W
SOT-23 Package
θ <sub>JA</sub> Thermal Impedance
$\theta_{\rm JC}$ Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec)+215°C
Infrared (15 sec)+220°C

NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **PIN CONFIGURATIONS** 8-Lead µSOIC 6-Lead SOT-23 (RM-8) (RT-6) D 1 NC 1 6 S2 8 D . ADG752 ADG752 7 V<sub>DD</sub> V<sub>DD</sub> 2 5 S2 GND 2 TOP VIEW (Not to Scale) TOP VIEW (Not to Scale) 4 IN 6 S1 S1 3 GND 3 IN 4 5 NC NC = NO CONNECT

Table I.	Truth	Table
----------	-------	-------

ADG752 IN	Switch S1	Switch S2
0	ON	OFF
1	OFF	ON

## TERMINOLOGY

	51
V <sub>DD</sub>	Most positive power supply potential.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
R <sub>ON</sub>	Ohmic resistance between D and S.
$\Delta R_{ON}$	On resistance match between channels, i.e., $R_{ON}max-R_{ON}min$ .
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on resis- tance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."
$I_D, I_S (ON)$	Channel leakage current with the switch "ON."
$V_D(V_S)$	Analog voltage on terminals D and S.
C <sub>S</sub> (OFF)	"OFF" switch source capacitance.
$C_D, C_S (ON)$	"ON" switch capacitance.
t <sub>ON</sub>	Delay between applying the digital control input and the output switching on. See Test Circuit 4.
t <sub>OFF</sub>	Delay between applying the digital control input and the output switching off.
t <sub>D</sub>	"OFF" time or "ON" time measured between the 90% points of both switches, when switch- ing from one address state to another.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Bandwidth	The frequency at which the output is attenuated by $-3$ dBs.
On Response	The frequency response of the "ON" switch.
Insertion Loss	Loss due to the ON resistance of the switch.
V <sub>INI</sub>	Maximum input voltage for Logic "0."
V <sub>INH</sub>	Minimum input voltage for Logic "1."
$I_{\rm INL}(I_{\rm INH})$	Input current of the digital input.
I <sub>DD</sub>	Positive supply current.

#### CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG752 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# **Typical Performance Characteristics–ADG752**




Figure 1. On Resistance as a Function of  $V_{\text{D}}$  (V\_{\text{S}}) Single Supplies




Figure 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures  $V_{DD} = 3 V$ 




Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures  $V_{DD} = 5 V$ 




Figure 4. Supply Current vs. Input Switching Frequency




Figure 5. Off Isolation vs. Frequency




Figure 6. Crosstalk vs. Frequency




Figure 7. On Response vs. Frequency

#### **GENERAL DESCRIPTION**

The ADG752 is an SPDT switch constructed using switches in a T configuration to obtain high "OFF" isolation while maintaining good frequency response in the "ON" condition.

Figure 8 shows the T-switch configuration. While the switch is in the OFF state, the shunt switch is closed and the two series switches are open. The closed shunt switch provides a signal path to ground for any of the unwanted signals that find their way through the off capacitances of the series' MOS devices. This results in more improved isolation between the input and output than with an ordinary series switch. When the switch is in the ON condition, the shunt switch is open and the signal path is through the two series switches which are now closed.




Figure 8. Basic T-Switch Configuration

#### LAYOUT CONSIDERATIONS

Where accurate high frequency operation is important, careful consideration should be given to the printed circuit board layout and to grounding. Wire wrap boards, prototype boards and sockets are not recommended because of their high parasitic inductance and capacitance. The part should be soldered directly to a printed circuit board. A ground plane should cover all unused areas of the component side of the board to provide a low impedance path to ground. Removing the ground planes from the area around the part reduces stray capacitance.

Good decoupling is important in achieving optimum performance.  $V_{\rm DD}$  should be decoupled with a 0.1  $\mu F$  surface mount capacitor to ground mounted as close as possible to the device itself.





Figure 9. Multiplexing Between Two Video Signals

## **Test Circuits**




✓ INSERTION LOSS = 20 LOG  $\frac{V_{OUT}$  WITH SWITCH  $V_{OUT}$  WITHOUT SWITCH

Test Circuit 8. Bandwidth

 $\uparrow$ 

## **OUTLINE DIMENSIONS**



## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Brand	Package Description	Package Option
ADG752BRM-REEL	-40°C to +85°C	SEB	8-Lead Mini Small Outline Package [MSOP]	RM-8
ADG752BRMZ	-40°C to +85°C	S1H	8-Lead Mini Small Outline Package [MSOP]	RM-8
ADG752BRT-REEL	-40°C to +85°C	SEB	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6
ADG752BRT-REEL7	-40°C to +85°C	SEB	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6
ADG752BRTZ-REEL	-40°C to +85°C	SEB#	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6
ADG752BRTZ-REEL7	-40°C to +85°C	SEB#	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6

 $^{1}$  Z = RoHS Compliant Part.

## **REVISION HISTORY**

10/13—Rev. 0 to Rev. A	
Updated Outline Dimensions	3

4/99—Revision 0: Initial Version



www.analog.com

Rev. A | Page 9