# 16-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE, REFERENCE

# FEATURES

- 0 to 1-MHz Sample Rate
- ±0.4 LSB Typ, ±0.65 LSB Max INL
- ±0.3 LSB Typ, ±0.5 LSB Max DNL
- 16-Bit NMC Ensured Over Temperature

**Burr-Brown Products** 

from Texas Instruments

- ±0.1-mV Offset Error
- ±0.05-PPM/°C Offset Error Drift
- ±0.035 %FSR Gain Error
- ±0.4-PPM/°C Gain Error Drift
- 95dB SNR, -120dB THD, 123dB SFDR
- Zero Latency
- Low Power: 225 mW at 1 MSPS
- Unipolar Differential Input Range: V<sub>ref</sub> to –Vref
- Onboard Reference with 6 PPM/°C Drift
- Onboard Reference Buffer
- High-Speed Parallel Interface
- Wide Digital Supply 2.7 V to 5.25 V
- 8-/16-Bit Bus Transfer
- 48-Pin 7x7 QFN Package

# APPLICATIONS


- Medical Instruments
- Optical Networking
- Transducer Interface
- High Accuracy Data Acquisition Systems
- Magnetometers

# DESCRIPTION

The ADS8472 is an 16-bit, 1-MSPS A/C converter with an internal 4.096-V reference and a pseudo-bipolar, fully differential input. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8472 offers a full 16-bit interface or an 8-bit bus option using two read cycles.

The ADS8472 is available in a 48-lead 7x7 QFN package and is characterized over the industrial –40°C to 85°C temperature range.

#### TYPE/SPEED 500 kHz 750 kHz 1 MHz 1.25 MHz 4MHz ~600 kHz 2 MHz 3 MHz ADS8383 ADS8381 ADS8481 18-Bit Pseudo-Diff ADS8380 (s) ADS8482 18-Bit Pseudo-Bipolar, Fully Diff ADS8382 (s) ADS8327 ADS8370 (s) ADS8371 ADS8471 ADS8411 ADS8401 16-Bit Pseudo-Diff ADS8328 ADS8372 (s) ADS8405 ADS8410 (s) ADS8472 ADS8402 ADS8412 ADS8422 16-Bit Pseudo-Bipolar, Fully Diff ADS8406 ADS8413 (s) 14-Bit Pseudo-Diff ADS7890 (s) ADS7891 12-Bit Pseudo-Diff ADS7886 ADS7883 ADS7881



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ΔÀ

### HIGH SPEED SAR CONVERTER FAMILY





### **ORDERING INFORMATION**<sup>(1)</sup>

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPER-ATURE RANGE	ORDERING INFORMATION	TRANS-PORT MEDIA QTY.				
ADS84721	+1	±1 ±0.75 16 7x7 48 Pir QFN	10	7x7 48 Pin	7x7 48 Pin	10 7x7 48 Pin DC7 40%0 to 85%0		7x7 48 Pin	RGZ	−40°C to 85°C	ADS8472IRGZT	Tape and reel 250
AD364721	ΞI		QFN	RGZ	-40°C 10 85°C	ADS8472IRGZR	Tape and reel 1000					
AD0047010	10.05	10.5	10	7x7 48 Pin QFN	7x7 48 Pin	507	1000 / 0500	ADS8472IBRGZT	Tape and reel 250			
ADS8472IB	±0.65	±0.5	16		RGZ	–40°C to 85°C	ADS8472IBRGZR	Tape and reel 1000				

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
		+IN to AGND	-0.4 to +VA + 0.1	V
		-IN to AGND	-0.4 to +VA + 0.1	V
	Voltage	+VA to AGND	–0.3 to 7	V
		+VBD to BDGND	–0.3 to 7	V
		+VA to +VBD	-0.3 to 2.55	V
	Digital input voltage to BDGND		-0.3 to +VBD + 0.3	V
	Digital output voltage to BDGNE	)	-0.3 to +VBD + 0.3	V
T <sub>A</sub>	Operating free-air temperature r	ange	-40 to 85	°C
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C
	Junction temperature (T <sub>J</sub> max)		150	°C
		Power dissipation	$(T_JMax - T_A)/\theta_{JA}$	
	QFN package	θ <sub>JA</sub> thermal impedance	22	°C/W
	Lood tomporpture coldering	Vapor phase (60 sec)	215	°C
	Lead temperature, soldering	Infrared (15 sec)	220	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **SPECIFICATIONS**

 $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C, \text{ +VA} = 5 \text{ V}, \text{ +VBD} = 3 \text{ V or } 5 \text{ V}, \text{ } V_{ref} = 4.096 \text{ V}, \text{ } f_{SAMPLE} = 1 \text{ MSPS} \text{ (unless otherwise noted)}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
Full-scale input voltage <sup>(1)</sup>		+IN - (-IN)	-V <sub>ref</sub>		V <sub>ref</sub>	V
· · · · · ·		+IN	-0.2		V <sub>ref</sub> + 0.2	v
Absolute input voltage		-IN	-0.2		V <sub>ref</sub> + 0.2	v
Common-mode input range			(V <sub>ref</sub> )/2 - 0.2	(V <sub>ref</sub> )/2	$(V_{ref})/2 + 0.2$	V
Input capacitance				65		pF
Input leakage current				1		nA
SYSTEM PERFORMANCE						
Resolution				16		Bits
	ADS8472I		16			Dite
No missing codes	ADS8472IB		16			Bits
late and line a site (2)	ADS8472I		-1	±0.4	1	LSB
Integral linearity (2)	ADS8472IB		-0.65	±0.4	0.65	(16 bit) <sup>(3)</sup>
	ADS8472I		-0.75	±0.3	0.75	LSB (16 bit)
Differential linearity	ADS8472IB		-0.5	±0.3	0.5	
Offect error(4)	ADS8472I		-0.5	±0.1	0.5	mV
Offset error <sup>(4)</sup>	ADS8472IB		-0.5	±0.1	0.5	
Offect error temperature drift	ADS8472I			±0.05		nn m/0 <b>C</b>
Offset error temperature drift	ADS8472IB			±0.05		ppm/°C
Gain error <sup>(4) (5)</sup>	ADS8472I	V <sub>ref</sub> = 4.096 V	-0.1	±0.035	0.1	%FS
Gain enormo	ADS8472IB	V <sub>ref</sub> = 4.096 V	-0.1	±0.035	0.1	%FS
Gain error temperature drift	ADS8472I			±0.4		ppm/°C
Gain erfor temperature drift	ADS8472IB			±0.4		ppin/ C
Common mode rejection ratio	· · · ·	At dc (±0.2 V around V <sub>ref</sub> /2)		65		dB
Common-mode rejection ratio		+IN – (–IN) = 1 Vpp at 1 MHz		55		uБ
Noise				25		μV RMS
Power supply rejection ratio		At 1FFFFh output code		60		dB
SAMPLING DYNAMICS						
Conversion time				625	650	ns
Acquisition time			320	350		ns
Throughput rate					1	MHz
Aperture delay				4		ns
Aperture jitter				5		ps
Step response				150		ns
Over voltage recovery				150		ns

Ideal input span, does not include gain or offset error.
 This is endpoint INL, not best fit.

(3) LSB means least significant bit
 (4) Measured relative to an ideal full-scale input [+IN - (-IN)] of 8.192 V

(5) This specification does not include the internal reference voltage error and drift.

# **SPECIFICATIONS (Continued)**

 $T_A = -40^{\circ}C$  to 85°C, +VA = 5 V, +VBD = 3 V or 5 V,  $V_{ref} = 4.096$  V,  $f_{SAMPLE} = 1$  MSPS (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
DYNAMIC CHARACTERISTICS							
	ADS84721			-120			
	ADS8472IB	V <sub>IN</sub> = 8 V <sub>pp</sub> at 2 kHz		-121			
Total harmonic distortion (TUD)(1)	ADS84721	V 8.V at 20 kl la		-105		dB	
Total harmonic distortion (THD) <sup>(1)</sup>	ADS8472IB	- V <sub>IN</sub> = 8 V <sub>pp</sub> at 20 kHz		-110		αв	
	ADS84721			-100			
	ADS8472IB	- V <sub>IN</sub> = 8 V <sub>pp</sub> at 100 kHz		-103			
	ADS8472I		94	95.1			
	ADS8472IB	V <sub>IN</sub> = 8 V <sub>pp</sub> at 2 kHz	94	95.3			
Signal to point ratio (SND)(1)	ADS84721	V 8.V at 20 kl la		95		dB	
Signal to noise ratio (SNR) <sup>(1)</sup>	ADS8472IB	$-V_{IN} = 8 V_{pp}$ at 20 kHz		95.1			
	ADS84721			93			
	ADS8472IB	- V <sub>IN</sub> = 8 V <sub>pp</sub> at 100 kHz		94.5			
	ADS8472I	$\mathcal{V} = \mathcal{R} \mathcal{V}$ at 2 kHz	94	95			
	ADS8472IB	V <sub>IN</sub> = 8 V <sub>pp</sub> at 2 kHz	94	95.2			
Signal to noise + distortion (SINAD) <sup>(1)</sup>	ADS84721	− V <sub>IN</sub> = 8 V <sub>pp</sub> at 20 kHz		94.5		dB	
Signal to hoise + distortion (SINAD)	ADS8472IB	$v_{\rm IN} = 0 v_{\rm pp}$ at 20 kHz		95		uБ	
	ADS84721			92			
	ADS8472IB	$-V_{IN} = 8 V_{pp}$ at 100 kHz		94			
	ADS8472I	V = R V at 2 kHz		120			
	ADS8472IB	$-V_{IN} = 8 V_{pp}$ at 2 kHz		123			
Spurious free dynamic range (SFDR) <sup>(1)</sup>	ADS8472I	V = 8 V at 20 kHz		107		dB	
Spundus nee dynamic range (SFDR)("	ADS8472IB	V <sub>IN</sub> = 8 V <sub>pp</sub> at 20 kHz		113			
	ADS8472I	V = 8 V at 100 kHz		102		-	
	ADS8472IB	- V <sub>IN</sub> = 8 V <sub>pp</sub> at 100 kHz		105			
-3dB Small signal bandwidth				15		MHz	

(1) Calculated on the first nine harmonics of the input frequency.

# SPECIFICATIONS (Continued)

 $T_A = -40^{\circ}C$  to 85°C, +VA = 5 V, +VBD = 3 V or 5 V,  $V_{ref} = 4.096$  V,  $f_{SAMPLE} = 1$  MSPS (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE REP	FERENCE INPUT		F			
Reference volta	age at REFIN, V <sub>ref</sub>		3.0	4.096	+VA – 0.8	V
Reference resis	stance <sup>(1)</sup>			500		kΩ
Reference curre	ent drain	f <sub>s</sub> = 1 MHz			1	mA
INTERNAL RE	FERENCE OUTPUT		F			
Internal referen	ce start-up time	From 95% (+VA), with 1-µF storage capacitor			120	ms
Reference volta	age range, V <sub>ref</sub>	I <sub>O</sub> = 0	4.081	4.096	4.111	V
Source current		Static load			10	μA
Line regulation		+VA = 4.75 V ~ 5.25 V		60		μV
Drift		I <sub>O</sub> = 0		±6		PPM/°C
DIGITAL INPU	T/OUTPUT					
Logic family –C	MOS					
	V <sub>IH</sub>	I <sub>IH</sub> = 5 μA	+VBD – 1		+VBD + 0.3	
	V <sub>IL</sub>	I <sub>IL</sub> = 5 μA	-0.3		0.8	v
Logic level	V <sub>OH</sub>	I <sub>OH</sub> = 2 TTL loads	+VBD - 0.6			v
	V <sub>OL</sub>	I <sub>OL</sub> = 2 TTL loads				
Data format – S	Straight Binary					
POWER SUPP	LY REQUIREMENTS		· · · ·			
Power supply	+VBD		2.7	3.3	5.25	V
voltage	+VA		4.75	5	5.25	V
Supply current <sup>(2)</sup>		f <sub>s</sub> = 1 MHz		45	50	mA
Power dissipation <sup>(2)</sup>		f <sub>s</sub> = 1 MHz		225	250	mW
TEMPERATUR	ERANGE					
Operating free-air			-40		85	°C

(1) Can vary ±20%

(2) This includes only +VA current. +VBD current is typical 1 mA with 5 pF load capacitance on all output pins.

# **TIMING CHARACTERISTICS**

All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA =+VBD = 5 V  $^{(1)(2)(3)}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>(CONV)</sub>	Conversion time		625	650	ns
t <sub>(ACQ)</sub>	Acquisition time	320	350		ns
t <sub>(HOLD)</sub>	Sample capacitor hold time			25	ns
t <sub>pd1</sub>	CONVST low to BUSY high			40	ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low			15	ns
t <sub>pd3</sub>	Propagation delay time, start of convert state to rising edge of BUSY			15	ns
t <sub>w1</sub>	Pulse duration, CONVST low	40			ns
t <sub>su1</sub>	Setup time, CS low to CONVST low	20			ns
t <sub>w2</sub>	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	t <sub>(ACQ)</sub> min			ns
t <sub>w4</sub>	Pulse duration, BUSY signal high			650	ns
t <sub>h1</sub>	Hold time, first data bus transition ( $\overline{RD}$ low, or $\overline{CS}$ low for read cycle, or BYTE input changes) after $\overline{CONVST}$ low	40			ns
t <sub>d1</sub>	Delay time, $\overline{CS}$ low to $\overline{RD}$ low	0			ns
t <sub>su2</sub>	Setup time, RD high to CS high	0			ns
t <sub>w5</sub>	Pulse duration, RD low	50			ns
t <sub>en</sub>	Enable time, $\overline{RD}$ low (or $\overline{CS}$ low for read cycle) to data valid			20	ns
t <sub>d2</sub>	Delay time, data hold from RD high	5			ns
t <sub>d3</sub>	Delay time, BYTE rising edge or falling edge to data valid	10		20	ns
t <sub>w6</sub>	Pulse duration, RD high	20			ns
t <sub>w7</sub>	Pulse duration, CS high	20			ns
t <sub>h2</sub>	Hold time, last $\overline{RD}$ (or $\overline{CS}$ for read cycle ) rising edge to $\overline{CONVST}$ falling edge	50			ns
t <sub>pd4</sub>	Propagation delay time, BUSY falling edge to next $\overline{RD}$ (or $\overline{CS}$ for read cycle) falling edge	0			ns
t <sub>d4</sub>	Delay time, BYTE edge to edge skew	0			ns
t <sub>su3</sub>	Setup time, BYTE transition to RD falling edge	10			ns
t <sub>h3</sub>	Hold time, BYTE transition to RD falling edge	10			ns
t <sub>dis</sub>	Disable time, RD high (CS high for read cycle) to 3-stated data bus			20	ns
t <sub>d5</sub>	Delay time, BUSY low to MSB data valid delay			0	ns
t <sub>d6</sub>	Delay time, $\overline{CS}$ rising edge to BUSY falling edge	50			ns
t <sub>d7</sub>	Delay time, BUSY falling edge to $\overline{CS}$ rising edge	50			ns
t <sub>su5</sub>	BYTE transition setup time, from BYTE transition to next BYTE transition.	50			ns
t <sub>su(ABORT)</sub>	Setup time from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when CS = 0 and $\overline{\text{CONVST}}$ are used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort).	60		550	ns

(1) All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of +VBD) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2. (2) See timing diagrams. (3) All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.


# **TIMING CHARACTERISTICS**


All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = 5 V + VBD = 3 V (1)(2)(3)

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>(CONV)</sub>	Conversion time		625	650	ns
t <sub>(ACQ)</sub>	Acquisition time	320	350		ns
t <sub>(HOLD)</sub>	Sample capacitor hold time			25	ns
t <sub>pd1</sub>	CONVST low to BUSY high			40	ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low			25	ns
t <sub>pd3</sub>	Propagation delay time, start of convert state to rising edge of BUSY			25	ns
t <sub>w1</sub>	Pulse duration, CONVST low	40			ns
t <sub>su1</sub>	Setup time, CS low to CONVST low	20			ns
t <sub>w2</sub>	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	t <sub>(ACQ)</sub> min			ns
t <sub>w4</sub>	Pulse duration, BUSY signal high			650	ns
t <sub>h1</sub>	Hold time, first data bus transition ( $\overline{RD}$ low, or $\overline{CS}$ low for read cycle, or BYTE input changes) after $\overline{CONVST}$ low	40			ns
t <sub>d1</sub>	Delay time, CS low to RD low	0			ns
t <sub>su2</sub>	Setup time, RD high to CS high	0			ns
t <sub>w5</sub>	Pulse duration, RD low	50			ns
t <sub>en</sub>	Enable time, $\overline{RD}$ low (or $\overline{CS}$ low for read cycle) to data valid			30	ns
t <sub>d2</sub>	Delay time, data hold from RD high	5			ns
t <sub>d3</sub>	Delay time, BYTE rising edge or falling edge to data valid	10		30	ns
t <sub>w6</sub>	Pulse duration, RD high	20			ns
t <sub>w7</sub>	Pulse duration, CS high	20			ns
t <sub>h2</sub>	Hold time, last $\overline{RD}$ (or $\overline{CS}$ for read cycle ) rising edge to $\overline{CONVST}$ falling edge	50			ns
t <sub>pd4</sub>	Propagation delay time, BUSY falling edge to next $\overline{RD}$ (or $\overline{CS}$ for read cycle) falling edge	0			ns
t <sub>d4</sub>	Delay time, BYTE edge to edge skew	0			ns
t <sub>su3</sub>	Setup time, BYTE transition to RD falling edge	10			ns
t <sub>h3</sub>	Hold time, BYTE transition to RD falling edge	10			ns
t <sub>dis</sub>	Disable time, RD high (CS high for read cycle) to 3-stated data bus			30	ns
t <sub>d5</sub>	Delay time, BUSY low to MSB data valid delay			0	ns
t <sub>d6</sub>	Delay time, CS rising edge to BUSY falling edge	50			ns
t <sub>d7</sub>	Delay time, BUSY falling edge to $\overline{CS}$ rising edge	50			ns
t <sub>su5</sub>	BYTE transition setup time, from BYTE transition to next BYTE transition.	50			ns
t <sub>su(ABORT)</sub>	Setup time from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when CS = 0 and $\overline{\text{CONVST}}$ are used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort).	70		550	ns

(1) All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of +VBD) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2. (2) See timing diagrams. (3) All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.

#### **PIN ASSIGNMENTS**





NC - No internal connection

NOTE: The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

#### **TERMINAL FUNCTIONS**


NAME	NO	I/O		DESCRIPTION					
AGND	8, 9, 17, 20, 23, 24, 26, 27	Ι	Analog ground	nalog ground					
BDGND	2, 37	-	Digital ground for bus interface	digital supply					
BUSY	48	0	Status output. High when a con	version is in progress.					
BYTE	3	Ι	0: No fold back	e select input. Used for 8-bit bus reading. No fold back _ow byte D[9:2] of the 16 most significant bits is folded back to high byte of the 16 most significant pins DB[17:10].					
CONVST	4	Ι	Convert start. The falling edge	of this input ends the acquisition period	and starts the hold period.				
CS	6	Ι	Chip select. The falling edge of	hip select. The falling edge of this input starts the acquisition period.					
			8	-BIT BUS	16-BIT BUS				
Data Bus			BYTE = 0	BYTE = 1	BYTE = 0				
DB15	28	0	D15 (MSB)	D7	D15(MSB)				
DB14	29	0	D14	D6	D14				
DB13	30	0	D13	D5	D13				
DB12	31	0	D12	D4	D12				
DB11	32	0	D11	D3	D11				
DB10	33	0	D10	D2	D10				
DB9	34	0	D9	All ones	D9				
DB8	35	0	D8	All ones	D8				
DB7	38	0	D7	All ones	D7				
DB6	39	0	D6	All ones	D6				
DB5	40	0	D5	All ones	D5				
DB4	41	0	D4	All ones	D4				
DB3	42	0	D3	All ones	D3				

### **TERMINAL FUNCTIONS (continued)**

NAME	NO	I/O		DESCRIPTION					
DB2	43	0	D2	All ones	D2				
DB1	44	0	D1	All ones	D1				
DB0	45	0	D0 (LSB)	All ones	D0 (LSB)				
–IN	19	I	Inverting input channe	verting input channel					
+IN	18	I	Noninverting input ch	loninverting input channel					
NC	15, 46, 47		No connection	No connection					
REFIN	13	I	Reference input						
REFOUT	14	0	Reference output. Ad	d 1-μF capacitor between the REF0	OUT pin and REFM pin when internal reference is used.				
REFM	11, 12	I	Reference ground						
RD	5	I		Synchronization pulse for the parallel output. When $\overline{\mathrm{CS}}$ is low, this serves as output enable and puts the previous conversion results on the bus.					
+VA	7, 10, 16, 21, 22, 25	_	Analog power supplie	Analog power supplies, 5-V DC					
+VBD	1, 36	-	Digital power supply f	Digital power supply for bus					


# **TYPICAL CHARACTERISTICS**

DC HISTOGRAM (8192 Conversion Outputs, Code Transition)














SUPPLY CURRENT

vs FREE-AIR TEM PERATURE

46

45.6

45.2

44.8

44.4

44

-40 -25 -10

Supply Current - mA


+VA = 5 V,

+VBD = 5 V.

f<sub>s</sub> = 1 MSPS,


V<sub>ref</sub> = 4.096 V

INTERNAL REFERENCE VOLTAGE VS FREE-AIR TEMPERATURE





SUPPLY CURRENT vs SUPPLY VOLTAGE



DC HISTOGRAM

(8192 Conversion Outputs, Center

5

20 35


 $T_A$  - Free-Air Temperature -  $^{\circ}C$ 


Figure 5.

50 65


80





















# **TYPICAL CHARACTERISTICS (continued)**

# **TIMING DIAGRAMS**



<sup>†</sup>Signal internal to device

# Figure 32. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ and $\overline{\text{RD}}$ Toggling




# **TYPICAL CHARACTERISTICS (continued)**

<sup>†</sup>Signal internal to device

Figure 33. Timing for Conversion and Acquisition Cycles With CS Toggling, RD Tied to BDGND







<sup>†</sup>Signal internal to device

Figure 34. Timing for Conversion and Acquisition Cycles With CS Tied to BDGND, RD Toggling

t<sub>h1</sub>

 $\mathbb{Z}$ Next D[15:8]

VZ ( Next D[7:0]

t<sub>su5</sub>

t<sub>w2</sub> t<sub>w1</sub> CONVST t<sub>pd2</sub> t<sub>pd1</sub> t<sub>w4</sub> t<sub>w3</sub> BUSY <u>CS</u> = 0 t<sub>(CONV)</sub> t(CONV) t<sub>pd3</sub> t<sub>pd3</sub> t(HOLD) t(HOLD) t<sub>(ACQ)</sub> SAMPLING<sup>†</sup> (When  $\overline{CS} = 0$ ) t<sub>su(ABORT)</sub> t<sub>su(ABORT)</sub> BYTE t<sub>su5</sub>

# **TYPICAL CHARACTERISTICS (continued)**

<sup>†</sup>Signal internal to device

 $\overline{RD} = 0$ 

DB[15:8]

DB[7:0]

Figure 35. Timing for Conversion and Acquisition Cycles With CS and RD Tied to BDGND - Auto Read

D[7:0]

t<sub>dis</sub>

t<sub>su5</sub> ->

t<sub>su5</sub>

D[15:8]

D[7:0]

t<sub>h1</sub>

Previous D[7:0]

t<sub>d5</sub>




Figure 36. Detailed Timing for Read Cycles

# **APPLICATION INFORMATION**

### ADS8472 TO A HIGH PERFORMANCE DSP INTERFACE

Figure 37 shows a parallel interface between the ADS8472 and a Texas instruments high performance DSP such as the TMS320C6713 using the full 16-bit bus. The ADS8472 is mapped onto the CE2 memory space of the TMS320C6713 DSP. The read and reset signals are generated by using a 3-to-8 decoder. A read operation from the address 0xA000C000 generates a pulse on the RD pin of the data converter, wheras a read operation form word address 0xA0014000 generates a pulse on the RESET/PD1 pin. The CE2 signal of the DSP acts as CS (chip select) for the converter. As the TMS320C6713 features a 32-bit external memory interface, the BYTE input of the converter can be tied permanently low, disabling the foldback of the data bus. The BUSY signal of the ADS8472 is appiled to the EXT\_INT6 interrupt input of the DSP, enabling the EDMA controller to react on the falling edge of this signal and to collect the converter.




Figure 37. ADS8472 Application Circuitry




Figure 38. ADS8472 Using Internal Reference



# **PRINCIPLES OF OPERATION**

The ADS8472 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See Figure 37 for the application circuit for the ADS8472.

The conversion clock is generated internally. The conversion time of 650 ns is capable of sustaining a 1 MHz throughput.

The analog input is provided to two input pins: +IN and –IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

#### REFERENCE

The ADS8472 can operate with an external reference with a range from 3.0 V to 4.2 V. The reference voltage on the input pin #13 (REFIN) of the converter is internally buffered. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF3240 can be used to drive this pin. A 0.1- $\mu$ F decoupling capacitor is required between REFIN and REFM pins (pin #13 and pin #12) of the converter. This capacitor should be placed as close as possible to the pins of the device. Designers should strive to minimize the routing length of the traces that connect the terminals of the capacitor to the pins of the converter. An RC network can also be used to filter the reference voltage. A 100- $\Omega$  series resistor and a 0.1- $\mu$ F capacitor, which can also serve as the decoupling capacitor can be used to filter the reference voltage.




Figure 39. ADS8472 Using External Reference

The ADS8472 also has limited low pass filtering capability built into the converter. The equivalent circuitry on the REFIN input ia as shown in Figure 40.




Figure 40. Simplified Reference Input Circuit

The REFM input of the ADS8472 should always be shorted to AGND. A 4.096-V internal reference is included. When internal reference is used, pin 14 (REFOUT) is connected to pin 13 (REFIN) with an 0.1- $\mu$ F decoupling capacitor and 1- $\mu$ F storage capacitor between pin 14 (REFOUT) and pins 11 and 12 (REFM) (see Figure 38). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 14 (REFOUT) can be left unconnected (floating) if external reference is used.

# **PRINCIPLES OF OPERATION (continued)**

# ANALOG INPUT

When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. Both +IN and -IN input has a range of -0.2 V to Vref + 0.2 V. The input span [+IN - (-IN)] is limited to  $-V_{ref}$  to  $V_{ref}$ .

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8472 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input must be able to charge the input capacitance (65 pF) to an 16-bit settling level within the acquisition time (320 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1 G $\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span [+IN - (-IN)] must be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters are used.

Care must be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. If this is not observed, the two inputs could have different setting times. This may result in offset error, gain error, and linearity error which varies with temperature and input voltage.

The analog input to the converter needs to be driven with a low noise, high-speed op-amp like the THS4031. An RC filter is recommended at the input pins to low-pass filter the noise from the source. The input to the converter is a uni-polar input voltage in the range 0 to  $V_{ref}$ . The THS4031 can be used in the source follower configuration to drive the converter.




Figure 41. Single-Ended Input, Differential Output Configuration

In systems, where the input is differential, the THS4031 can be used in the inverting configuration with an additional DC bias applied to its + input so as to keep the input to the ADS8472 within its rated operating voltage range. The DC bias can be derived from the REF3220 or the REF3240 reference voltage ICs. The input configuration shown below is capable of delivering better than 97dB SNR and -103db THD at an input frequency of 100 kHz. In case band-pass filters are used to filter the input, care should be taken to ensure that the signal swing at the input of the band-pass filter is small so as to keep the distortion introduced by the filter minimal. In such cases, the gain of the circuit shown below can be increased to keep the input to the ADS8472 large to keep the SNR of the system high. Note that the gain of the system from the + input to the output of the THS4031 in such a configuration is a function of the gain of the AC signal. A resistor divider can be used to scale the output of the REF3220 or REF3240 to reduce the voltage at the DC input to THS4031 to keep the voltage at the input of the converter within its rated operating range.






Figure 42. Differential Input, Differential Output Configuration

### DIGITAL INTERFACE

#### Timing and Control

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8472 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.



# PRINCIPLES OF OPERATION (continued)

Conversions are initiated by bringing the CONVST pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the CONVST pin can be brought high), while CS is low. The ADS8472 switches from the sample to the hold mode on the falling edge of the CONVST command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high immediately following CONVST going low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.

Sampling starts with the falling edge of the BUSY signal when  $\overline{CS}$  is tied low or starts with the falling edge of  $\overline{CS}$  when BUSY is low.

Both  $\overline{RD}$  and  $\overline{CS}$  can be high during and before a conversion with one exception ( $\overline{CS}$  must be low when  $\overline{CONVST}$  goes low to initiate a conversion). Both the  $\overline{RD}$  and  $\overline{CS}$  pins are brought low in order to enable the parallel output bus with the conversion.

#### **Reading Data**

The ADS8472 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when  $\overline{CS}$  and  $\overline{RD}$  are both low. There is a minimal quiet zone requirement around the falling edge of  $\overline{CONVST}$ . This is 50 ns prior to the falling edge of  $\overline{CONVST}$  and 40 ns after the falling edge. No data read should attempted within this zone. Any other combination of  $\overline{CS}$  and  $\overline{RD}$  sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits on the bus are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT STRAIGHT BINARY					
Full scale range	+V <sub>ref</sub>	DIGITAL OUTPUT STRAIGHT BINARY					
Least significant bit (LSB)	$2 \times (+V_{ref})/65536$	BINARY CODE	HEX CODE				
+Full scale	(+V <sub>ref</sub> ) – 1 LSB	0111 1111 1111 1111	1FFF				
Midscale	0 V	0000 0000 0000 0000	0000				
Midscale – 1 LSB	0 V – 1 LSB	1111 1111 1111 1111	3FFF				
Zero	-V <sub>ref</sub>	1000 0000 0000 0000	2000				

#### Table 1. Ideal Input Voltages and Output Codes

The output data is a full 16-bit word (D15–D0) on DB15–DB0 pins (MSB–LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15–DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15–DB8, then bringing BYTE high. When BYTE is high, the low bits (D7–D0) appear on pins DB15–DB8.

All of these multiword read operations can be performed with multiple active  $\overline{RD}$  (toggling) or with  $\overline{RD}$  held low for simplicity. This is referred to as the AUTO READ operation.

	DATA READ OUT				
BYTE	PINS DB15-DB8	PINS DB7–DB0			
High	D7–D0	All One's			
Low	D15–D8	D7–D0			

#### Table 2. Conversion Data Read Out

#### RESET

On power-up, internal POWER-ON RESET circuitry generates the reset required for the device. The first three conversions after power-up are used to load factory trimming data for a specific device to assure high accuracy of the converter. The results of the first three conversions are invalid and should be discarded.

The device can also be reset through the use of the combination fo  $\overline{CS}$  and  $\overline{CONVST}$ . Since the BUSY signal is held at high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter.

- Issue a CONVST when CS is low and the internal convert state is high. The falling edge of CONVST starts a
  reset.
- Issue a  $\overline{CS}$  (select the device) while the internal convert state is high. The falling edge of  $\overline{CS}$  causes a reset.

Once the device is reset, all output latches are cleared (set to zeroes) and the BUSY signal is brought low. A new sampling period is started at the falling edge of the BUSY signal immediately after the instant of the internal reset.

# LAYOUT

For optimum performance, care must be taken with the physical layout of the ADS8472 circuitry.

As the ADS8472 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8472 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A  $0.1-\mu$ F capacitor is recommended from pin 13 (REFIN) directly to pin 12 (REFM). REFM and AGND must be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8472 should be clean and well bypassed. A 0.1- $\mu$ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of the capacitor. In addition, a 1- $\mu$ F to 10- $\mu$ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- $\mu$ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors-all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

Table 3. Power Supply Decouplin	ng Capacitor Placement
---------------------------------	------------------------

POWER SUPPLY PLANE	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
SUPPLY PINS	CONVERTER ANALOG SIDE		
Pin pairs that require shortest path to decoupling capacitors	(7,8), (9,10), (16,17), (20,21), (22,23), (25,26)	(36,37)	
Pins that require no decoupling	24, 26	(1,2)	

# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ADS8472IBRGZR	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8472IBRGZRG4	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8472IBRGZT	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8472IBRGZTG4	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8472IRGZR	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8472IRGZRG4	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8472IRGZT	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8472IRGZTG4	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.





# THERMAL PAD MECHANICAL DATA


# RGZ (S-PQFP-N48)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.






NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# RGZ (S-PQFP-N48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated