

# SHARC Digital Signal Processor

### ADSP-21160M/ADSP-21160N

#### **SUMMARY**

High performance 32-bit DSP—applications in audio, medical, military, graphics, imaging, and communication

Super Harvard architecture—4 independent buses for dual data fetch, instruction fetch, and nonintrusive, zero-over-head I/O

Backward compatible—assembly source level compatible with code for ADSP-2106x DSPs

Single-instruction, multiple-data (SIMD) computational architecture—two 32-bit IEEE floating-point computation units, each with a multiplier, ALU, shifter, and register file

Integrated peripherals—integrated I/O processor, 4M bits on-chip dual-ported SRAM, glueless multiprocessing features, and ports (serial, link, external bus, and JTAG)

#### **FEATURES**

100 MHz (10 ns) core instruction rate (ADSP-21160N)

Single-cycle instruction execution, including SIMD operations in both computational units

Dual data address generators (DAGs) with modulo and bitreverse addressing

Zero-overhead looping and single-cycle loop setup, providing efficient program sequencing

IEEE 1149.1 JTAG standard Test Access Port and on-chip emulation

400-ball 27 mm × 27 mm PBGA package Available in lead-free (RoHS compliant) package 200 million fixed-point MACs sustained performance (ADSP-21160N)




Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Single-instruction, multiple-data (SIMD) architecture provides

Two computational processing elements

Concurrent execution—each processing element executes the same instruction, but operates on different data

Code compatibility—at assembly level, uses the same instruction set as the ADSP-2106x SHARC DSPs

Parallelism in buses and computational units allows

Single-cycle execution (with or without SIMD) of a multiply operation, an ALU operation, a dual memory read or write, and an instruction fetch

Transfers between memory and core at up to four 32-bit floating- or fixed-point words per cycle

Accelerated FFT butterfly computation through a multiply with add and subtract

#### **Memory attributes**

4M bits on-chip dual-ported SRAM for independent access by core processor, host, and DMA

4G word address range for off-chip memory

Memory interface supports programmable wait state generation and page-mode for off-chip memory

### **DMA controller supports**

14 zero-overhead DMA channels for transfers between ADSP-21160x internal memory and external memory, external peripherals, host processor, serial ports, or link ports

64-bit background DMA transfers at core clock speed, in parallel with full-speed processor execution

Host processor interface to 16- and 32-bit microprocessors

### **Multiprocessing support provides**

Glueless connection for scalable DSP multiprocessing architecture

Distributed on-chip bus arbitration for parallel bus connect of up to 6 ADSP-21160x processors plus host

6 link ports for point-to-point connectivity and array multiprocessing

### Serial ports provide

Two synchronous serial ports with companding hardware Independent transmit and receive functions

TDM support for T1 and E1 interfaces

64-bit-wide synchronous external port provides

Glueless connection to asynchronous and SBSRAM external memories

### **TABLE OF CONTENTS**

General Description
ADSP-21160x Family Core Architecture
Memory and I/O Interface Features
Development Tools
Additional Information
Related Signal Chains
Pin Function Descriptions
Specifications
Operating Conditions—ADSP-21160M
Electrical Characteristics—ADSP-21160M
Operating Conditions—ADSP-21160N
Electrical Characteristics—ADSP-21160N
Absolute Maximum Ratings

ESD Sensitivity	19
Package Information	19
Timing Specifications	20
Output Drive Currents—ADSP-21160M	47
Output Drive Currents—ADSP-21160N	47
Power Dissipation	47
Test Conditions	48
Environmental Conditions	51
100-Ball PBGA Pin Configurations	52
Outline Dimensions	57
Surface-Mount Design	57
Ordering Guide	58

### **REVISION HISTORY**

9/15—Rev. C to Rev. D

### **GENERAL DESCRIPTION**

The ADSP-21160x SHARC® DSP family has two members: ADSP-21160M and ADSP-21160N. The ADSP-21160M is fabricated in a 0.25 micron CMOS process. The ADSP-21160N is fabricated in a 0.18 micron CMOS process. The ADSP-21160N offers higher performance and lower power consumption than the ADSP-21160M. Easing portability, the ADSP-21160x is application source code compatible with first generation ADSP-2106x SHARC DSPs in SISD (single instruction, single data) mode. To take advantage of the processor's SIMD (singleinstruction, multiple-data) capability, some code changes are needed. Like other SHARC DSPs, the ADSP-21160x is a 32-bit processor that is optimized for high performance DSP applications. The ADSP-21160x includes a core running up to 100 MHz, a dual-ported on-chip SRAM, an integrated I/O processor with multiprocessing support, and multiple internal buses to eliminate I/O bottlenecks.

Table 1 shows major differences between the ADSP-21160M and ADSP-21160N processors.

Table 1. ADSP-21160x SHARC Processor Family Features

Feature	ADSP-21160M	ADSP-21160N
SRAM	4 Mbits	4 Mbits
Operating Voltage	3.3 V I/O	3.3 V I/O
	2.5 V Core	1.9 V Core
Instruction Rate	80 MHz	100 MHz
Link Port Transfer Rate (6)	80 MBytes/s	100 MBytes/s
Serial Port Transfer Rate (2)	40 Mbits/s	50 Mbits/s

The ADSP-21160x introduces single-instruction, multiple-data (SIMD) processing. Using two computational units (ADSP-2106x SHARC DSPs have one), the ADSP-21160x can double performance versus the ADSP-2106x on a range of DSP algorithms.

Fabricated in a state-of-the-art, high speed, low power CMOS process, the ADSP-21160N has a 10 ns instruction cycle time. With its SIMD computational hardware running at 100 MHz, the ADSP-21160N can perform 600 million math operations per second (480 million operations for ADSP-21160M at a 12.5 ns instruction cycle time).

Table 2 shows performance benchmarks for the ADSP-21160x.

These benchmarks provide single-channel extrapolations of measured dual-channel (SIMD) processing performance. For more information on benchmarking and optimizing DSP code for single- and dual-channel processing, see the Analog Devices website (www.analog.com).

The ADSP-21160x continues the SHARC family's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features. These features include a 4M-bit dual-ported SRAM memory, host processor interface, I/O processor that supports 14 DMA channels, two serial ports, six link ports, external parallel bus, and glueless multiprocessing.

Table 2. ADSP-21160x Benchmarks

Benchmark Algorithm	ADSP-21160M 80 MHz	ADSP-21160N 100 MHz
1024 Point Complex FFT (Radix 4, with reversal)	115 μs	92 μs
FIR Filter (per tap)	6.25 ns	5 ns
IIR Filter (per biquad)	25 ns 20 ns	
Matrix Multiply (pipelined)		
$[3\times3]\times[3\times1]$	56.25 ns	45 ns
$[4\times4]\times[4\times1]$	100 ns	80 ns
Divide (y/x)	37.5 ns	30 ns
Inverse Square Root	56.25 ns	45 ns
DMA Transfer Rate	560M bytes/s	800M bytes/s

The functional block diagram (Figure 1 on Page 1) of the ADSP-21160x illustrates the following architectural features:

- Two processing elements, each made up of an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core every core processor cycle
- Interval timer
- On-chip SRAM (4M bits)
- External port that supports:
  - Interfacing to off-chip memory peripherals
  - Glueless multiprocessing support for six ADSP-21160x SHARC DSPs
  - Host port
- DMA controller
- Serial ports and link ports
- JTAG test access port

Figure 2 shows a typical single-processor system. A multiprocessing system appears in Figure 3 on Page 6.

### **ADSP-21160X FAMILY CORE ARCHITECTURE**

The ADSP-21160x processor includes the following architectural features of the ADSP-2116x family core. The ADSP-21160x is code compatible at the assembly level with the ADSP-2106x and ADSP-21161.

### SIMD Computational Engine

The ADSP-21160x contains two computational processing elements that operate as a single-instruction multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY, and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. When this mode is




Figure 2. Single-Processor System

enabled, the same instruction is executed in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math-intensive DSP algorithms.

Entering SIMD mode also has an effect on the way data is transferred between memory and the processing elements. In SIMD mode, twice the data bandwidth is required to sustain computational operation in the processing elements. Because of this requirement, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each access of memory or the register file.

#### **Independent, Parallel Computation Units**

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform single-cycle instructions. The three units within each processing element are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended-precision floating-point, and 32-bit fixed-point data formats.

### **Data Register File**

A general-purpose data register file is contained in each processing element. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the ADSP-2116x enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

### Single-Cycle Fetch of Instruction and Four Operands

The processor features an enhanced Harvard architecture in which the data memory (DM) bus transfers data, and the program memory (PM) bus transfers both instructions and data (see the functional block diagram 1). With the ADSP-21160x DSP's separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch four operands and an instruction (from the cache), all in a single cycle.

#### **Instruction Cache**


The ADSP-21160x includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full-speed execution of core, providing looped operations, such as digital filter multiply- accumulates and FFT butterfly processing.

#### Data Address Generators with Hardware Circular Buffers

The ADSP-21160x DSP's two data address generators (DAGs) are used for indirect addressing and provide for implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the product contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations for concise programming. For example, the processor can conditionally execute a multiply, an add, and subtract, in both processing elements, while branching, all in a single instruction.



 ${\it Figure 3. \ Shared Memory Multiprocessing System}$ 

#### **MEMORY AND I/O INTERFACE FEATURES**

Augmenting the ADSP-2116x family core, the ADSP-21160x adds the following architectural features.

#### **Dual-Ported On-Chip Memory**

The ADSP-21160x contains four megabits of on-chip SRAM, organized as two blocks of 2M bits each, which can be configured for different combinations of code and data storage (Figure 4). Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor. The dual-ported memory in combination with three separate on-chip buses allows two data transfers from the core and one from I/O processor, in a single cycle. The ADSP-21160x memory can be configured as a maximum of 128K words of 32-bit data, 256K words of 16-bit data, 85K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to four megabits. All of the memory can be accessed as 16-, 32-, 48-, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

### Off-Chip Memory and Peripherals Interface

The ADSP-21160x DSP's external port provides the processor's interface to off-chip memory and peripherals. The 4G word off-chip address space is included in the processor's unified address space. The separate on-chip buses—for PM addresses, PM data, DM addresses, DM data, I/O addresses, and I/O data—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 64-bit data bus. The lower 32 bits of the external data bus connect to even addresses, and the upper 32 bits of the 64 connect to odd addresses. Every access to external memory is based on an address that fetches a 32-bit word, and with the 64-bit bus, two address locations can be accessed at once. When fetching an instruction from external memory, two 32-bit data locations are being accessed (16 bits are unused). Figure 5 shows the alignment of various accesses to external memory.

The external port supports asynchronous, synchronous, and synchronous burst accesses. ZBT synchronous burst SRAM can be interfaced gluelessly. Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-21160x provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold, and disable time requirements.




Figure 4. Memory Map

#### **DMA Controller**

The ADSP-21160x DSP's on-chip DMA controller allows zerooverhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the processor's internal memory and external memory, external peripherals, or a host processor. DMA transfers can also occur between the product's DSP's internal memory and its serial ports or link ports. External bus packing to 16-, 32-, 48-, or 64-bit words is performed during DMA transfers. Fourteen channels of DMA are available on the ADSP-21160x—six via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-21160x processors, memory or I/O transfers). Programs can be downloaded to the processor using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines  $(\overline{DMAR1-2}, \overline{DMAG1-2})$ . Other DMA features include




Figure 5. External Data Alignment Options

interrupt generation upon completion of DMA transfers, two-dimensional DMA, and DMA chaining for automatic linked DMA transfers.

### Multiprocessing

The ADSP-21160x offers powerful features tailored to multiprocessing DSP systems as shown in M. The external port and link ports provide integrated glueless multiprocessing support.

The external port supports a unified address space (see Figure 4) that allows direct interprocessor accesses of each processor's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-21160x processors and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 400M bytes/s (ADSP-21160N) over the external port. Broadcast writes allow simultaneous transmission of data to all ADSP-21160x DSPs and can be used to implement reflective semaphores.

Six link ports provide for a second method of multiprocessing communications. Each link port can support communications to another ADSP-21160x. Using the links, a large multiprocessor system can be constructed in a 2D or 3D fashion. Systems can use the link ports and cluster multiprocessing concurrently or independently.

#### **Link Ports**

The processor features six 8-bit link ports that provide additional I/O capabilities. With the capability of running at 100 MHz rates, each link port can support 100M bytes/s

(ADSP-21160N). Link port I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems. The link ports can operate independently and simultaneously. Link port data is packed into 48- or 32-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory. Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as transmit or receive.

#### **Serial Ports**

The processor features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate up to half the clock rate of the core, providing each with a maximum data rate of 50M bits/s (ADSP-21160N). Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via a dedicated DMA. Each of the serial ports offers a TDM multichannel mode. The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be generated internally or externally.

#### **Host Processor Interface**

The ADSP-21160x host interface allows easy connection to standard microprocessor buses, both 16- and 32-bit, with little additional hardware required. The host interface is accessed through the ADSP-21160x DSP's external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead. The host processor communicates with the ADSP-21160x DSP's external bus with host bus request (HBR), host bus grant (HBG), ready (REDY), acknowledge (ACK), and chip select (CS) signals. The host can directly read and write the internal memory of the processor, and can access the DMA channel setup and mailbox registers. Vector interrupt support provides efficient execution of host commands.

The host processor interface can be used in either multiprocessor or uniprocessor systems. For multiprocessor systems, host access to the SHARC requires that address pins ADDR17, ADDR18, ADDR19, and ADDR20 be driven low. It is not enough to tie these pins to ground through a resistor (for example,  $10~\mathrm{k}\Omega$ ). These pins must be driven low with a strong enough drive strength ( $10~\Omega$  to  $50~\Omega$ ) to overcome the SHARC keeper latches present on these pins. If the drive strength provided is not strong enough, data access failures can occur.

For uniprocessor SHARC systems using this host access feature, address pins ADDR17, ADDR18, ADDR19, and ADDR20 may be tied low (for example, through a 10 k $\Omega$  ohm resistor), driven low by a buffer/driver, or left floating. Any of these options is sufficient.

### **Program Booting**

The internal memory of the ADSP-21160x can be booted at system power-up from an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the  $\overline{BMS}$  (Boot Memory Select), EBOOT (EPROM Boot), and LBOOT (Link/Host Boot) pins. 32-bit and 16-bit host processors can be used for booting.

#### **Phase-Locked Loop**

The processor uses an on-chip PLL to generate the internal clock for the core. Ratios of 2:1, 3:1, and 4:1 between the core and CLKIN are supported. The CLK\_CFG pins are used to select the ratio. The CLKIN rate is the rate at which the synchronous external port operates.

### **Power Supplies**

The processor has separate power supply connections for the internal ( $V_{DDINT}$ ), external ( $V_{DDEXT}$ ), and analog ( $AV_{DD}$  and AGND) power supplies. The internal and analog supplies must meet the  $V_{DDINT}$  and  $AV_{DD}$  requirement. The external supply must meet the 3.3 V requirement. All external supply pins must be connected to the same supply.

The PLL filter, Figure 6, must be added for each ADSP-21160x in the system.  $V_{\rm DDINT}$  is the digital core supply. It is recommended that the capacitors be connected directly to AGND using short thick trace. It is recommended that the capacitors be placed as close to  $AV_{\rm DD}$  and AGND as possible. The connection from AGND to the (digital) ground plane should be made after the capacitors. The use of a thick trace for AGND is reasonable only because the PLL is a relatively low power circuit—it does not apply to any other ADSP-21160x GND connection.




Figure 6. Analog Power (AV<sub>DD</sub>) Filter Circuit

### **DEVELOPMENT TOOLS**

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore® Embedded Studio and/or VisualDSP++®), evaluation products, emulators, and a wide variety of software add-ins.

### **Integrated Development Environments (IDEs)**

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse™ framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio

seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

#### **EZ-KIT Lite Evaluation Board**

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite® evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders®, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on "ezkit" or "ezextender".

#### **EZ-KIT Lite Evaluation Kits**

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

### Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

### **Board Support Packages for Evaluation Hardware**

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is

located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

### Middleware Packages

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information, see the following web pages:

- www.analog.com/ucos3
- www.analog.com/ucfs
- · www.analog.com/ucusbd
- www.analog.com/lwip

### **Algorithmic Modules**

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit www.analog.com and search on "Blackfin software modules" or "SHARC software modules".

### Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor's internal features via the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the application note (EE-68) "Analog Devices JTAG Emulation Technical Reference" (www.analog.com/ee-68). This document is updated regularly to keep pace with improvements to emulator support.

### **ADDITIONAL INFORMATION**

This data sheet provides a general overview of the ADSP-21160x architecture and functionality. For detailed information on the Blackfin family core architecture and instruction set, refer to the ADSP-21160 SHARC DSP Hardware Reference and the ADSP-21160 SHARC DSP Instruction Set Reference. For detailed information on the development tools for this processor, see the VisualDSP++ User's Guide.

### **RELATED SIGNAL CHAINS**

A signal chain is a series of signal conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next.

Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The application signal chains page in the Circuits from the Lab<sup>®</sup> site (http:\\www.analog.com\circuits) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

### PIN FUNCTION DESCRIPTIONS

ADSP-21160x pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Tie or pull unused inputs to  $V_{\rm DD}$  or GND, except for the following:

- ADDR31-0, DATA63-0, PAGE, BRST, CLKOUT (ID2-0 = 00x) (Note: These pins have a logic-level hold circuit enabled on the ADSP-21160x DSP with ID2-0 = 00x.)
- PA, ACK, MS3-0, RDx, WRx, CIF, DMARx, DMAGx (ID2-0 = 00x) (Note: These pins have a pull-up enabled on the ADSP-21160x with ID2-0 = 00x.)

- LxCLK, LxACK, LxDAT7-0 (LxPDRDE = 0) (Note: See Link Port Buffer Control Register Bit definitions in the *ADSP-21160 SHARC DSP Hardware Reference.*)
- DTx, DRx, TCLKx, RCLKx, EMU, TMS, TRST, TDI (Note: These pins have a pull-up.)

The following symbols appear in the Type column of Table 3: A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, and T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-21160x is a bus slave).

**Table 3. Pin Function Descriptions** 

Pin	Type	Function
ADDR31-0	I/O/T	External Bus Address. The ADSP-21160x outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/writes of the internal memory or IOP registers of other ADSP-21160x DSPs. The ADSP-21160x inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers. A keeper latch on the DSP's ADDR31–0 pins maintains the input at the level it was last driven (only enabled on the processor with ID2–0 = 00x).
DATA63-0	I/O/T	External Bus Data. The ADSP-21160x inputs and outputs data and instructions on these pins. Pull-up resistors on unused DATA pins are not necessary. A keeper latch on the DSP's DATA63-0 pins maintains the input at the level it was last driven (only enabled on the processor with ID2-0 = 00x).
MS3-0	0/Т	Memory Select Lines. These outputs are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the SYSCON control register. The $\overline{\text{MS3}}$ -0 outputs are decoded memory address lines. In asynchronous access mode, the $\overline{\text{MS3}}$ -0 outputs transition with the other address outputs. In synchronous access modes, the $\overline{\text{MS3}}$ -0 outputs assert with the other address lines; however, they deassert after the first CLKIN cycle in which ACK is sampled asserted. $\overline{\text{MS3}}$ -0 has a 20 k $\Omega$ internal pull-up resistor that is enabled on the ADSP-21160x with ID2-0 = 00x.
RDL	I/O/T	Memory Read Low Strobe. $\overline{RDL}$ is asserted whenever ADSP-21160x reads from the low word of external memory or from the internal memory of other ADSP-21160x DSPs. External devices, including other ADSP-21160x DSPs, must assert $\overline{RDL}$ for reading from the low word of processor internal memory. In a multiprocessing system, $\overline{RDL}$ is driven by the bus master. $\overline{RDL}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the processor with ID2–0 = 00x.
RDH	I/O/T	Memory Read High Strobe. $\overline{RDH}$ is asserted whenever ADSP-21160x reads from the high word of external memory or from the internal memory of other ADSP-21160x DSPs. External devices, including other ADSP-21160x DSPs, must assert $\overline{RDH}$ for reading from the high word of ADSP-21160x internal memory. In a multiprocessing system, $\overline{RDH}$ is driven by the bus master. $\overline{RDH}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the processor with ID2-0 = 00x.
WRL	I/O/T	Memory Write Low Strobe. $\overline{WRL}$ is asserted when ADSP-21160x writes to the low word of external memory or internal memory of other ADSP-21160x DSPs. External devices must assert $\overline{WRL}$ for writing to ADSP-21160x DSP's low word of internal memory. In a multiprocessing system, $\overline{WRL}$ is driven by the bus master. $\overline{WRL}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the processor with ID2–0 = 00x.
WRH	I/O/T	Memory Write High Strobe. $\overline{WRH}$ is asserted when ADSP-21160x writes to the high word of external memory or internal memory of other ADSP-21160x DSPs. External devices must assert $\overline{WRH}$ for writing to ADSP-21160x DSP's high word of internal memory. In a multiprocessing system, $\overline{WRH}$ is driven by the bus master. $\overline{WRH}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the processor with ID2–0 = 00x.

**Table 3. Pin Function Descriptions (Continued)** 

Pin	Туре	Function		
PAGE	О/Т	DRAM Page Boundary. The processor asserts this pin to an external DRAM controller, to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the processor's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master. A keeper latch on the DSP's PAGE pin maintains the output at the level it was last driven (only enabled on the processor with ID2-0 = 00x).		
BRST	I/O/T	Sequential Burst Access. BRST is asserted by ADSP-21160x or a host to indicate that data associated with consecutive addresses is being read or written. A slave device samples the initial address and increments an internal address counter after each transfer. The incremented address is not pipelined on the bus. If the burst access is a read from the host to the processor, the processor automatically increments the address as long as BRST is asserted. BRST is asserted after the initial access of a burst transfer. It is asserted for every cycle after that, except for the last data request cycle (denoted by $\overline{RDx}$ or $\overline{WRx}$ asserted and BRST negated). A keeper latch on the DSP's BRST pin maintains the input at the level it was last driven (only enabled on the processor with $\overline{ID2-0} = 00x$ ).		
ACK	I/O/S	Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21160x deasserts ACK as an output to add wait states to a synchronous access of its internal memory, by a synchronous host or another DSP in a multiprocessor configuration. ACK has a 2 k $\Omega$ internal pull-up resistor that is enabled on the processor with ID2–0 = 00x.		
SBTS	I/S	Suspend Bus and Three-State. External devices can assert SBTS (low) to place the external bus address, data, selects, and strobes in a high-impedance state for the following cycle. If the ADSP-21160x attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from host processor and/or ADSP-21160x deadlock or used with a DRAM controller.		
ĪRQ2-0	I/A	Interrupt Request Lines. These are sampled on the rising edge of CLKIN and may be either edge-triggered or level-sensitive.		
FLAG3-0	I/O/A	Flag Pins. Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.		
TIMEXP	0	Timer Expired. Asserted for four processor core clock (CCLK) cycles when the timer is enabled and TCOUNT decrements to zero.		
HBR	I/A	Host Bus Request. Must be asserted by a host processor to request control of the ADSP-21160x DSP's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocessing system, the processor that is bus master will relinquish the bus and assert $\overline{\text{HBG}}$ . To relinquish the bus, the processor places the address, data, select, and strobe lines in a high-impedance state. $\overline{\text{HBR}}$ has priority over all processor bus requests ( $\overline{\text{BR6}-1}$ ) in a multiprocessing system.		
HBG	I/O	Host Bus Grant. Acknowledges an $\overline{HBR}$ bus request, indicating that the host processor may take control of the external bus. $\overline{HBG}$ is asserted (held low) by the ADSP-21160x until $\overline{HBR}$ is released. In a multiprocessing system, $\overline{HBG}$ is output by the processor bus master and is monitored by all others. After $\overline{HBR}$ is asserted, and before $\overline{HBG}$ is given, $\overline{HBG}$ will float for 1 t <sub>CLK</sub> (1 CLKIN cycle). To avoid erroneous grants, $\overline{HBG}$ should be pulled up with a 20 k $\Omega$ to 50 k $\Omega$ external resistor.		
<u>CS</u>	I/A	Chip Select. Asserted by host processor to select the ADSP-21160x, for asynchronous transfer protocol.		
REDY	O (O/D)	Host Bus Acknowledge. The ADSP-21160x deasserts REDY (low) to add wait states to an asynchronous host access when $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ inputs are asserted.		
DMAR1	I/A	DMA Request 1 (DMA Channel 11). Asserted by external port devices to request DMA services.  DMAR1 has a 20 kΩ internal pull-up resistor that is enabled on the ADSP-21160x with ID2–0 = 00x.		
DMAR2	I/A	DMA Request 2 (DMA Channel 12). Asserted by external port devices to request DMA services. $\overline{DMAR2}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the ADSP-21160x with ID2-0 = 00x.		

Table 3. Pin Function Descriptions (Continued)

Pin	Type	Function
ID2-0	I	Multiprocessing ID. Determines which multiprocessing bus request $(\overline{BR1} - \overline{BR6})$ is used by the ADSP-21160x. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , and so on. Use ID = 000 or ID = 001 in single-processor systems. These lines are a system configuration selection which should be hardwired or only changed at reset.
DMAG1	О/Т	DMA Grant 1 (DMA Channel 11). Asserted by ADSP-21160x to indicate that the requested DMA starts on the next cycle. Driven by bus master only. $\overline{DMAG1}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the ADSP-21160x with ID2-0 = 00x.
DMAG2	O/T	DMA Grant 2 (DMA Channel 12). Asserted by ADSP-21160x to indicate that the requested DMA starts on the next cycle. Driven by bus master only. $\overline{DMAG2}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the ADSP-21160x with ID2-0 = 00x.
BR6-1	1/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-21160x DSPs to arbitrate for bus mastership. An ADSP-21160x only drives its own BRx line (corresponding to the value of its ID2–0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-21160x DSPs, the unused BRx pins should be pulled high; the processor's own BRx line must not be pulled high or low because it is an output.
RPBA	I/S	Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every ADSP-21160x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every processor.
PA	I/O/T	Priority Access. Asserting its $\overline{PA}$ pin allows an ADSP-21160x bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{PA}$ is connected to all ADSP-21160x DSPs in the system. If access priority is not required in a system, the $\overline{PA}$ pin should be left unconnected. $\overline{PA}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the ADSP-21160x with ID2–0 = 00x.
DTx	0	Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k $\Omega$ internal pull-up resistor.
DRx	1	Data Receive (Serial Ports 0, 1). Each DR pin has a 50 $k\Omega$ internal pull-up resistor.
TCLKx	I/O	Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKx	I/O	Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 $k\Omega$ internal pull-up resistor.
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).
LxDAT7-0	I/O	Link Port Data (Link Ports 0–5). Each LxDAT pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCTL0–1 register.
LxCLK	I/O	Link Port Clock (Link Ports 0–5). Each LxCLK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCTL0–1 register.
LxACK	I/O	Link Port Acknowledge (Link Ports 0–5). Each LxACK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.
EBOOT	I	EPROM Boot Select. For a description of how this pin operates, see Table 4. This signal is a system configuration selection that should be hardwired.
LBOOT	1	Link Boot. For a description of how this pin operates, see Table 4. This signal is a system configuration selection that should be hardwired.
BMS	I/O/T	Boot Memory Select. Serves as an output or input as selected with the EBOOT and LBOOT pins; see Table 4. This input is a system configuration selection that should be hardwired.
CLKIN	I	Local Clock In. CLKIN is the ADSP-21160x clock input. The ADSP-21160x external port cycles at the frequency of CLKIN. The instruction cycle rate is a multiple of the CLKIN frequency; it is programmable at power-up. CLKIN may not be halted, changed, or operated below the specified frequency.
CLK_CFG3-0	I	Core/CLKIN Ratio Control. ADSP-21160x core clock (instruction cycle) rate is equal to n x CLKIN where n is user-selectable to 2, 3, or 4, using the CLK_CFG3–0 inputs. For clock configuration definitions, see the RESET & CLKIN section of the System Design chapter of the ADSP-21160 SHARC DSP Hardware Reference.

**Table 3. Pin Function Descriptions (Continued)** 

Pin	Туре	Function
CLKOUT	О/Т	Local Clock Out. CLKOUT is driven at the CLKIN frequency by the processor. This output can be three-stated by setting the COD bit in the SYSCON register. A keeper latch on the DSP's CLKOUT pin maintains the output at the level it was last driven (only enabled on the processor with ID2-0 = 00x). Do not use CLKOUT in multiprocessing systems; use CLKIN instead.
RESET	I/A	Processor Reset. Resets the ADSP-21160x to a known state and begins execution at the program memory location specified by the hardware reset vector address. The RESET input must be asserted (low) at power-up.
TCK	1	Test Clock (JTAG). Provides a clock for JTAG boundary scan.
TMS	I/S	Test Mode Select (JTAG). Used to control the test state machine. TMS has a 20 $k\Omega$ internal pull-up resistor.
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST	I/A	Test Reset (JTAG). Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-21160x. $\overline{TRST}$ has a 20 k $\Omega$ internal pull-up resistor.
<u>EMU</u>	O (O/D)	Emulation Status. Must be connected to the ADSP-21160x emulator target board connector only. $\overline{\text{EMU}}$ has a 50 k $\Omega$ internal pull-up resistor.
CIF	O/T	Core Instruction Fetch. Signal is active low when an external instruction fetch is performed. Driven by bus master only. Three-state when host is bus master. $\overline{\text{CIF}}$ has a 20 k $\Omega$ internal pull-up resistor that is enabled on the ADSP-21160x with ID2-0 = 00x.
$V_{\text{DDINT}}$	Р	Core Power Supply. Nominally 2.5 V (ADSP-21160M) or 1.9 V (ADSP-21160N) dc and supplies the DSP's core processor
$V_{DDEXT}$	Р	I/O Power Supply. Nominally 3.3 V dc.
$AV_DD$	P	Analog Power Supply. Nominally 2.5 V (ADSP-21160M) or 1.9 V (ADSP-21160N) dc and supplies the DSP's internal PLL (clock generator). This pin has the same specifications as $V_{DDINT}$ , except that added filtering circuitry is required. For more information, see Power Supplies on page 9.
AGND	G	Analog Power Supply Return.
GND	G	Power Supply Return.
NC		Do Not Connect. Reserved pins that must be left open and unconnected.

**Table 4. Boot Mode Selection** 

EBOOT	LBOOT	BMS	Booting Mode		
1	0	Output	EPROM (Connect BMS to EPROM chip select.)		
0	0	1 (Input)	Host Processor		
0	1	1 (Input)	Link Port		
0	0	0 (Input)	No Booting. Processor executes from external memory.		
0	1	0 (Input)	Reserved		
1	1	x (Input)	Reserved		

### **SPECIFICATIONS**

### **OPERATING CONDITIONS—ADSP-21160M**

Table 5 shows the recommended operating conditions for the ADSP-21160M. Specifications are subject to change without notice.

Table 5. Operating Conditions—ADSP-21160M

			K Grade	
Parameter		Min	Max	Unit
V <sub>DDINT</sub>	Internal (Core) Supply Voltage	2.37	2.63	V
$AV_DD$	Analog (PLL) Supply Voltage	2.37	2.63	V
$V_{DDEXT}$	External (I/O) Supply Voltage	3.13	3.47	V
$T_{CASE}$	Case Operating Temperature <sup>1</sup>	0	85	°C
$V_{IH1}$	High Level Input Voltage, <sup>2</sup> @ V <sub>DDEXT</sub> =Max	2.2	$V_{DDEXT} + 0.5$	V
$V_{\text{IH2}}$	High Level Input Voltage, <sup>3</sup> @ V <sub>DDEXT</sub> =Max	2.3	$V_{DDEXT} + 0.5$	V
$V_{IL}$	Low Level Input Voltage <sup>,2,3</sup> @ V <sub>DDEXT</sub> =Min	-0.5	+0.8	V

 $<sup>^1</sup>$  See Environmental Conditions on Page 51 for information on thermal specifications.

<sup>&</sup>lt;sup>2</sup> Applies to input and bidirectional pins: DATA63-0, ADDR31-0, RDx, WRx, ACK, SBTS, IRQ2-0, FLAG3-0, FLAG3-0, HBG, CS, DMAR1, DMAR2, BR6-1, ID2-0, RPBA, PA, BRST, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, and RCLK1.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: CLKIN,  $\overline{\text{RESET}}$ , and  $\overline{\text{TRST}}$ .

### **ELECTRICAL CHARACTERISTICS—ADSP-21160M**

Table 6 shows ADSP-21160M electrical characteristics. These specifications are subject to change without notification.

Table 6. Electrical Characteristics—ADSP-21160M

Paramete	r	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>	@ $V_{DDEXT} = Min, I_{OH} = -2.0 \text{ mA}^2$	2.4		V
$V_{OL}$	Low Level Output Voltage <sup>1</sup>	@ $V_{DDEXT} = Min, I_{OL} = 4.0 \text{ mA}^2$		0.4	V
I <sub>IH</sub>	High Level Input Current <sup>3,4,5</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DD} Max$		10	μΑ
$I_{IL}$	Low Level Input Current <sup>3</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		10	μΑ
I <sub>ILPU1</sub>	Low Level Input Current Pull-Up14	$@V_{DDEXT} = Max, V_{IN} = 0 V$		250	μΑ
I <sub>ILPU2</sub>	Low Level Input Current Pull-Up2 <sup>5</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		500	μΑ
$I_{OZH}$	Three-State Leakage Current <sup>6, 7, 8, 9</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DD} Max$		10	μΑ
$I_{OZL}$	Three-State Leakage Current <sup>6</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		10	μΑ
$I_{OZHPD}$	Three-State Leakage Current Pull-Down <sup>9</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DD} Max$		250	μΑ
I <sub>OZLPU1</sub>	Three-State Leakage Current Pull-Up17	$@V_{DDEXT} = Max, V_{IN} = 0 V$		250	μΑ
I <sub>OZLPU2</sub>	Three-State Leakage Current Pull-Up28	$@V_{DDEXT} = Max, V_{IN} = 0 V$		500	μΑ
$I_{OZHA}$	Three-State Leakage Current <sup>10</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DD} Max$		25	μΑ
I <sub>OZLA</sub>	Three-State Leakage Current <sup>10</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		4	mA
I <sub>DD-INPEAK</sub>	Supply Current (Internal) <sup>11</sup>	t <sub>CCLK</sub> =12.5 ns, V <sub>DDINT</sub> =Max		1400	mA
I <sub>DD-INHIGH</sub>	Supply Current (Internal) <sup>12</sup>	t <sub>CCLK</sub> =12.5 ns, V <sub>DDINT</sub> =Max		875	mA
I <sub>DD-INLOW</sub>	Supply Current (Internal) <sup>13</sup>	t <sub>CCLK</sub> =12.5 ns, V <sub>DDINT</sub> =Max		625	mA
I <sub>DD-IDLE</sub>	Supply Current (Idle) <sup>14</sup>	t <sub>CCLK</sub> =12.5 ns, V <sub>DDINT</sub> =Max		400	mA
$AI_DD$	Supply Current (Analog) <sup>15</sup>	@AV <sub>DD</sub> =Max		10	mA
C <sub>IN</sub>	Input Capacitance <sup>16, 17</sup>	$f_{IN}=1$ MHz, $T_{CASE}=25$ °C, $V_{IN}=2.5$ V		4.7	pF

<sup>&</sup>lt;sup>1</sup> Applies to output and bidirectional pins: DATA63-0, ADDR31-0,  $\overline{MS3-0}$ ,  $\overline{RDx}$ ,  $\overline{WRx}$ , PAGE, CLKOUT, ACK, FLAG3-0, TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BR6-1}$ ,  $\overline{PA}$ , BRST,  $\overline{CIF}$ , DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, LxACK,  $\overline{BMS}$ , TDO, and  $\overline{EMU}$ .

<sup>&</sup>lt;sup>2</sup> See Output Drive Currents—ADSP-21160M on Page 47 for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: SBTS, IRQ2-0, HBR, CS, ID2-0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK, and CLK\_CFG3-0.

<sup>&</sup>lt;sup>4</sup> Applies to input pins with internal pull-ups: DR0, and DR1.

<sup>&</sup>lt;sup>5</sup> Applies to input pins with internal pull-ups:  $\overline{\rm DMARx}$ , TMS, TDI, and  $\overline{\rm TRST}$ .

<sup>&</sup>lt;sup>6</sup> Applies to three-statable pins: DATA63-0, ADDR31-0, PAGE, CLKOUT, ACK, FLAG3-0, REDY, HBG, BMS, BR6-1, TFSx, RFSx, and TDO.

<sup>&</sup>lt;sup>7</sup> Applies to three-statable pins with internal pull-ups: DTx, TCLKx, RCLKx, and EMU.

 $<sup>^8</sup>$  Applies to three-statable pins with internal pull-ups:  $\overline{MS3-0}, \overline{RDx}, \overline{WRx}, \overline{DMAGx}, \overline{PA},$  and  $\overline{CIF}.$ 

<sup>&</sup>lt;sup>9</sup> Applies to three-statable pins with internal pull-downs: LxDAT7-0, LxCLK, and LxACK.

 $<sup>^{10}</sup>$ Applies to ACK pulled up internally with 2 kΩ during reset or ID2–0 = 00x.

<sup>&</sup>lt;sup>11</sup>The test program used to measure I<sub>DD.INPEAK</sub> represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified. For more information, see Power Dissipation on Page 47.

<sup>&</sup>lt;sup>12</sup>I<sub>DD-INHIGH</sub> is a composite average based on a range of high activity code. For more information, see Power Dissipation on Page 47.

<sup>&</sup>lt;sup>13</sup>I<sub>DD-INLOW</sub> is a composite average based on a range of low activity code. For more information, see Power Dissipation on Page 47.

<sup>&</sup>lt;sup>14</sup>Idle denotes ADSP-21160M state during execution of IDLE instruction. For more information, see Power Dissipation on Page 47.

<sup>&</sup>lt;sup>15</sup>Characterized, but not tested.

<sup>&</sup>lt;sup>16</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>17</sup>Guaranteed, but not tested.

### **OPERATING CONDITIONS—ADSP-21160N**

Table 7 shows recommended operating conditions for the ADSP-21160N. These specifications are subject to change without notice.

Table 7. Operating Conditions—ADSP-21160N

			C Grade		K Grade	
Parameter		Min	Max	Min	Max	Unit
$V_{\text{DDINT}}$	Internal (Core) Supply Voltage	1.8	2.0	1.8	2.0	V
$AV_DD$	Analog (PLL) Supply Voltage	1.8	2.0	1.8	2.0	V
$V_{\text{DDEXT}}$	External (I/O) Supply Voltage	3.13	3.47	3.13	3.47	V
$T_{CASE}$	Case Operating Temperature <sup>1</sup>	- 40	+100	0	85	°C
$V_{\text{IH1}}$	High Level Input Voltage, <sup>2</sup> @ V <sub>DDEXT</sub> =Max	2.0	$V_{DDEXT} + 0.5$	2.0	$V_{DDEXT} + 0.5$	V
$V_{\text{IH2}}$	High Level Input Voltage, 3 @ V <sub>DDEXT</sub> = Max	2.0	$V_{DDEXT} + 0.5$	2.0	$V_{DDEXT} + 0.5$	V
$V_{IL}$	Low Level Input Voltage <sup>,2,3</sup> @ V <sub>DDEXT</sub> =Min	-0.5	+0.8	-0.5	+0.8	V

<sup>&</sup>lt;sup>1</sup> See Environmental Conditions on Page 51 for information on thermal specifications.

<sup>&</sup>lt;sup>2</sup> Applies to input and bidirectional pins: DATA63–0, ADDR31–0,  $\overline{RDx}$ ,  $\overline{WRx}$ , ACK,  $\overline{SBTS}$ ,  $\overline{IRQ2-0}$ , FLAG3–0,  $\overline{HBG}$ ,  $\overline{CS}$ ,  $\overline{DMAR1}$ ,  $\overline{DMAR2}$ ,  $\overline{BR6-1}$ , ID2–0, RPBA,  $\overline{PA}$ , BRST, TFS0, TFS1, RFS0, RFS1, LxDAT7–0, LxCLK, LxACK, EBOOT, LBOOT,  $\overline{BMS}$ , TMS, TDI, TCK,  $\overline{HBR}$ , DR0, DR1, TCLK0, TCLK1, RCLK0, and RCLK1.

 $<sup>^3</sup>$  Applies to input pins: CLKIN,  $\overline{\text{RESET}},$  and  $\overline{\text{TRST}}.$ 

### **ELECTRICAL CHARACTERISTICS—ADSP-21160N**

Table 8 shows the electrical characteristics. Note that these specifications are subject to change without notification.

Table 8. Electrical Characteristics—ADSP-21160N

Paramete	r	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>	@ $V_{DDEXT} = Min, I_{OH} = -2.0 \text{ mA}^2$	2.4		V
$V_{OL}$	Low Level Output Voltage <sup>1</sup>	@ $V_{DDEXT} = Min, I_{OL} = 4.0 \text{ mA}^2$		0.4	V
I <sub>IH</sub>	High Level Input Current <sup>3, 4, 5</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DD} Max$		10	μΑ
$I_{IL}$	Low Level Input Current <sup>3</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		10	μΑ
$I_{\text{IHC}}$	CLKIN High Level Input Current <sup>6</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DDEXT} Max$		25	μΑ
$I_{ILC}$	CLKIN Low Level Input Current <sup>6</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		25	μΑ
I <sub>IKH</sub>	Keeper High Load Current <sup>7</sup>	@ $V_{DDEXT} = Max$ , $V_{IN} = 2.0 \text{ V}$	-250	-50	μΑ
$I_{IKL}$	Keeper Low Load Current <sup>7</sup>	@ $V_{DDEXT} = Max$ , $V_{IN} = 0.8 V$	50	200	μΑ
$I_{\text{IKH-OD}}$	Keeper High Overdrive Current <sup>7, 8, 9</sup>	$@V_{DDEXT} = Max$	-300		μΑ
$I_{IKL-OD}$	Keeper Low Overdrive Current <sup>7, 8, 9</sup>	$@V_{DDEXT} = Max$	300		μΑ
I <sub>ILPU1</sub>	Low Level Input Current Pull-Up14	$@V_{DDEXT} = Max, V_{IN} = 0 V$		250	μΑ
I <sub>ILPU2</sub>	Low Level Input Current Pull-Up2 <sup>5</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		500	μΑ
$I_{OZH}$	Three-State Leakage Current 10, 11, 12, 13	$@V_{DDEXT}=Max, V_{IN}=V_{DD}Max$		10	μΑ
$I_{OZL}$	Three-State Leakage Current <sup>10</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		10	μΑ
$I_{OZHPD}$	Three-State Leakage Current Pull-Down <sup>13</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DD} Max$		250	μΑ
I <sub>OZLPU1</sub>	Three-State Leakage Current Pull-Up111	$@V_{DDEXT} = Max, V_{IN} = 0 V$		250	μΑ
I <sub>OZLPU2</sub>	Three-State Leakage Current Pull-Up212	$@V_{DDEXT} = Max, V_{IN} = 0 V$		500	μΑ
$I_{OZHA}$	Three-State Leakage Current <sup>14</sup>	$@V_{DDEXT} = Max, V_{IN} = V_{DD} Max$		25	μΑ
I <sub>OZLA</sub>	Three-State Leakage Current <sup>14</sup>	$@V_{DDEXT} = Max, V_{IN} = 0 V$		4	mA
I <sub>DD-INPEAK</sub>	Supply Current (Internal) <sup>15</sup>	$t_{CCLK}$ =10.0 ns, $V_{DDINT}$ =Max		960	mA
I <sub>DD-INHIGH</sub>	Supply Current (Internal) <sup>16</sup>	$t_{CCLK}$ =10.0 ns, $V_{DDINT}$ =Max		715	mA
$I_{\text{DD-INLOW}}$	Supply Current (Internal) <sup>17</sup>	$t_{CCLK}$ =10.0 ns, $V_{DDINT}$ =Max		550	mA
$I_{\text{DD-IDLE}}$	Supply Current (Idle) <sup>18</sup>	$t_{CCLK}$ =10.0 ns, $V_{DDINT}$ =Max		450	mA
$AI_DD$	Supply Current (Analog) <sup>9</sup>	@AV <sub>DD</sub> =Max		10	mA
C <sub>IN</sub>	Input Capacitance <sup>19, 20</sup>	$f_{IN}$ =1 MHz, $T_{CASE}$ =25°C, $V_{IN}$ =2.5 V		4.7	pF

<sup>&</sup>lt;sup>1</sup> Applies to output and bidirectional pins: DATA63-0, ADDR31-0,  $\overline{MS3-0}$ ,  $\overline{RDx}$ ,  $\overline{WRx}$ , PAGE, CLKOUT, ACK, FLAG3-0, TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BR6-1}$ ,  $\overline{PA}$ , BRST,  $\overline{CIF}$ , DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, LxACK,  $\overline{BMS}$ , TDO, and  $\overline{EMU}$ .

<sup>&</sup>lt;sup>2</sup> See Output Drive Currents 47 for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: SBTS, IRQ2-0, HBR, CS, ID2-0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK, and CLK\_CFG3-0.

<sup>&</sup>lt;sup>4</sup> Applies to input pins with internal pull-ups: DR0, and DR1.

 $<sup>^5</sup>$  Applies to input pins with internal pull-ups:  $\overline{DMARx}$ , TMS, TDI, and  $\overline{TRST}$ .

<sup>&</sup>lt;sup>6</sup> Applies to CLKIN only.

<sup>&</sup>lt;sup>7</sup> Applies to all pins with keeper latches: ADDR31-0, DATA63-0, PAGE, BRST, and CLKOUT.

<sup>&</sup>lt;sup>8</sup> Current required to switch from kept high to low, or from kept low to high.

<sup>&</sup>lt;sup>9</sup>Characterized, but not tested.

<sup>&</sup>lt;sup>10</sup>Applies to three-statable pins: DATA63-0, ADDR31-0, PAGE, CLKOUT, ACK, FLAG3-0, REDY, HBG, BMS, BR6-1, TFSx, RFSx, and TDO.

 $<sup>^{11}</sup>$  Applies to three-statable pins with internal pull-ups: DTx, TCLKx, RCLKx, and  $\overline{EMU}.$ 

 $<sup>^{12}</sup>$ Applies to three-statable pins with internal pull-ups:  $\overline{MS3-0}$ ,  $\overline{RDx}$ ,  $\overline{WRx}$ ,  $\overline{DMAGx}$ ,  $\overline{PA}$ , and  $\overline{CIF}$ .

<sup>&</sup>lt;sup>13</sup>Applies to three-statable pins with internal pull-downs: LxDAT7-0, LxCLK, and LxACK.

 $<sup>^{14}\</sup>text{Applies}$  to ACK pulled up internally with 2 kW during reset or ID2–0 = 00x.

<sup>&</sup>lt;sup>15</sup>The test program used to measure I<sub>DD.INPEAK</sub> represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified. For more information, see Power Dissipation on Page 47.

 $<sup>^{16}</sup>I_{DD\text{-}INHIGH}$  is a composite average based on a range of high activity code. For more information, see Power Dissipation on Page 47.

<sup>&</sup>lt;sup>17</sup>I<sub>DD:NLOW</sub> is a composite average based on a range of low activity code. For more information, see Power Dissipation on Page 47.

<sup>&</sup>lt;sup>18</sup>Idle denotes ADSP-21160N state during execution of IDLE instruction. For more information, see Power Dissipation on Page 47.

<sup>&</sup>lt;sup>19</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>20</sup>Guaranteed, but not tested.

### **ABSOLUTE MAXIMUM RATINGS**

Stresses at or above those listed in Table 9 (ADSP-21160M) and Table 10 (ADSP-21160N) may cause permanent damage to the product. These are stress ratings only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 9. Absolute Maximum Ratings—ADSP-21160M

Parameter	Rating
Internal (Core) Supply Voltage (V <sub>DDINT</sub> )	-0.3 V to +3.0 V
Analog (PLL) Supply Voltage (A <sub>VDD</sub> )	-0.3 V to +3.0 V
External (I/O) Supply Voltage (VDDEXT)	-0.3 V to +4.6 V
Input Voltage	$-0.5 \text{ V to V}_{DDEXT} + 0.5 \text{ V}$
Output Voltage Swing	$-0.5 \text{ V to V}_{\text{DDEXT}} + 0.5 \text{ V}$ $-0.5 \text{ V to V}_{\text{DDEXT}} + 0.5 \text{ V}$
Load Capacitance	200 pF
Storage Temperature Range	-65°C to +150°C

Table 10. Absolute Maximum Ratings—ADSP-21160N

Parameter	Rating
Internal (Core) Supply Voltage (V <sub>DDINT</sub> )	-0.3 V to +2.3 V
Analog (PLL) Supply Voltage (A <sub>VDD</sub> )	-0.3 V to +2.3 V
External (I/O) Supply Voltage (VDDEXT)	-0.3 V to +4.6 V
Input Voltage	$-0.5 \text{ V to V}_{DDEXT} + 0.5 \text{ V}$
Output Voltage Swing	$-0.5 \text{ V to V}_{\text{DDEXT}} + 0.5 \text{ V}$ $-0.5 \text{ V to V}_{\text{DDEXT}} + 0.5 \text{ V}$
Load Capacitance	200 pF
Storage Temperature Range	-65°C to +150°C

### **ESD SENSITIVITY**



### ESD (electrostatic discharge sensitive device)

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### **PACKAGE INFORMATION**

The information presented in Figure 7 provides details about the package branding for the ADSP-21160M/ADSP-21160N processor. For a complete listing of product availability, see Ordering Guide on Page 58.



Figure 7. Typical Package Brand

Table 11. Package Brand Information

Brand Key	Field Description
a	ADSP-21160 Model (M or N)
t	Temperature Range
рр	Package Type
Z	RoHS Compliant Designation
сс	See Ordering Guide
VVVVV.X	Assembly Lot Code
n.n	Silicon Revision
#	<b>RoHS Compliant Designation</b>
yyww	Date Code

### **TIMING SPECIFICATIONS**

The ADSP-21160x DSP's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the DSP uses an internal phase-locked loop (PLL). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the DSP's internal clock (the clock source for the external port logic and I/O pads).

The ADSP-21160x DSP's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, link ports, serial ports, and external port (as required for read/write strobes in asynchronous access mode). During reset, program the ratio between the DSP's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG3-0 pins. Even though the internal clock is the clock source for the external port, the external port clock always switches at the CLKIN frequency. To determine switching frequencies for the serial and link ports, divide down the internal clock, using the programmable divider control of each port (TDIVx/RDIVx for the serial ports and LxCLKD1-0 for the link ports).

Note the following definitions of various clock periods that are a function of CLKIN and the appropriate ratio control:

- $t_{CCLK} = (t_{CK}) / CR$
- $t_{LCLK} = (t_{CCLK}) \times LR$
- $t_{SCLK} = (t_{CCLK}) \times SR$

#### where:

- LCLK = Link Port Clock
- SCLK = Serial Port Clock
- t<sub>CK</sub> = CLKIN Clock Period
- t<sub>CCLK</sub> = (Processor) Core Clock Period
- t<sub>LCLK</sub> = Link Port Clock Period
- t<sub>SCLK</sub> = Serial Port Clock Period
- CR = Core/CLKIN Ratio (2, 3, or 4:1, determined by CLK\_CFG3-0 at reset)
- LR = Link Port/Core Clock Ratio (1, 2, 3, or 4:1, determined by LxCLKD)
- SR = Serial Port/Core Clock Ratio (wide range, determined by × CLKDIV)

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times.

See Figure 33 on Page 49 under Test Conditions for voltage reference levels.

Switching characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given

circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

During processor reset (\$\overline{RESET}\$ pin low) or software reset (\$RST\$ bit in \$YSCON\$ register = 1), deassertion (\$\overline{MS3-0}\$, \$\overline{HBG}\$, \$\overline{DMAGx}\$, \$\overline{RDx}\$, \$\overline{WRx}\$, \$\overline{CIF}\$, \$PAGE\$, \$BRST\$) and three-state (\$FLAG3-0\$, \$LxCLK\$, \$LxACK\$, \$LxDAT7-0\$, \$ACK\$, \$REDY\$, \$\overline{PA}\$, \$TFSx\$, \$RFSx\$, \$TCLKx\$, \$RCLKx\$, \$DTx\$, \$\overline{BMS}\$, \$TDO\$, \$\overline{EMU}\$, \$DATA\$) timings differ. These occur asynchronously to \$CLKIN\$, and may not meet the specifications published in the timing requirements and switching characteristics tables. The maximum delay for deassertion and three-state is one \$t\_{CK}\$ from \$\overline{RESET}\$ pin assertion low or setting the \$SRST\$ bit in \$YSCON\$. During reset the DSP will not respond to \$\overline{SBTS}\$, \$\overline{HBR}\$, and \$MMS\$ accesses. \$\overline{HBR}\$ asserted before reset will be recognized, but an \$\overline{HBG}\$ will not be returned by the DSP until after reset is deasserted and the DSP has completed bus synchronization.

Unless otherwise noted, all timing specifications (*Timing Requirements* and *Switching Characteristics*) listed on pages 21 through 46 apply to both ADSP-21160M and ADSP-21160N.

### **Power-Up Sequencing**

For power-up sequencing, see Table 12 and Figure 8. During the power-up sequence of the DSP, differences in the ramp-up rates and activation time between the two power supplies can cause current to flow in the I/O ESD protection circuitry. To prevent this damage to the ESD diode protection circuitry, Analog Devices recommends including a bootstrap Schottky diode (see Figure 9). The bootstrap Schottky diode connected between the  $V_{\rm DDINT}$  and  $V_{\rm DDEXT}$  power supplies protects the ADSP-21160x from partially powering the  $V_{\rm DDEXT}$  supply. Including a Schottky diode will shorten the delay between the supply ramps and thus prevent damage to the ESD diode protection circuitry. With this technique, if the  $V_{\rm DDINT}$  rail rises ahead of the  $V_{\rm DDEXT}$  rail, the Schottky diode pulls the  $V_{\rm DDEXT}$  rail along with the  $V_{\rm DDINT}$  rail.

Table 12. Power-Up Sequencing

Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>RSTVDD</sub>	RESET Low Before V <sub>DDINT</sub> /V <sub>DDEXT</sub> on	0		ns
t <sub>IVDDEVDD</sub>	$V_{DDINT}$ on Before $V_{DDEXT}$	- 50	+200	ms
t <sub>CLKVDD</sub>	CLKIN Running After valid V <sub>DDINT</sub> /V <sub>DDEXT</sub> <sup>1</sup>	0	200	ms
t <sub>CLKRST</sub>	CLKIN Valid Before RESET Deasserted	10 <sup>2</sup>		μs
t <sub>PLLRST</sub>	PLL Control Setup Before RESET Deasserted	20 <sup>3</sup>		μs
Switching Ch	aracteristics			
t <sub>CORERST</sub>	DSP Core Reset Deasserted After RESET Deasserted	4096t <sub>CK</sub> <sup>3, 4</sup>		

<sup>&</sup>lt;sup>1</sup> Valid V<sub>DDINT</sub>/V<sub>DDEXT</sub> assumes that the supplies are fully ramped to their V<sub>DDINT</sub> and V<sub>DDEXT</sub> rails. Voltage ramp rates can vary from microseconds to hundreds of milliseconds, depending on the design of the power supply subsystem.

<sup>&</sup>lt;sup>4</sup> CORERST is an internal signal only. The 4096 cycle count is dependent on t<sub>SRST</sub> specification. If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.




Figure 8. Power-Up Sequencing

<sup>&</sup>lt;sup>2</sup> Assumes a stable CLKIN signal after meeting worst-case start-up timing of oscillators. Refer to your oscillator manufacturer's data sheet for start-up time.

<sup>&</sup>lt;sup>3</sup> Based on CLKIN cycles.




Figure 9. Dual Voltage Schottky Diode

### **Clock Input**

For clock input, see Table 13 and Figure 10.

Table 13. Clock Input

				-21160M MHz		P-21160N 00 MHz	Unit
Parameter		N	/lin	Max	Min	Max	
Timing Re	equirements						
$t_{CK}$	CLKIN Period	2:	25	80	20	80	ns
$t_{\text{CKL}}$	CLKIN Width Low	10	0.5	40	7.5	40	ns
$t_{CKH}$	CLKIN Width High	10	0.5	40	7.5	40	ns
$t_{\text{CKRF}}$	CLKIN Rise/Fall (0.4 V-2.0 V)			3		3	ns
$t_{CCLK}$	Core Clock Period	1:	2.5	40	10	30	ns




Figure 10. Clock Input

#### Reset

For reset, see Table 14 and Figure 11.

### Table 14. Reset

Parameter	r	Min	Max	Unit
Timing Req	uirements			
$t_{WRST}$	RESET Pulsewidth Low <sup>1</sup>	4t <sub>CK</sub>		ns
t <sub>SRST</sub>	RESET Setup Before CLKIN High <sup>2</sup>	8		ns

 $<sup>^1</sup>$  Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100  $\mu s$  while  $\overline{RESET}$  is low, assuming stable  $V_{DD}$  and CLKIN (not including start-up time of external clock oscillator).

<sup>&</sup>lt;sup>2</sup> Only required if multiple ADSP-21160x DSPs must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-21160x DSPs communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.




Figure 11. Reset

### Interrupts

For interrupts, see Table 15 and Figure 12.

### Table 15. Interrupts

Paramete	r	Min	Max	Unit
Timing Req	uirements			
$t_{SIR}$	IRQ2-0 Setup Before CLKIN High <sup>1</sup>	6		ns
t <sub>HIR</sub>	IRQ2–0 Hold After CLKIN High <sup>1</sup>	О		ns
t <sub>IPW</sub>	IRQ2-0 Pulsewidth <sup>2</sup>	2+t <sub>CK</sub>		ns

 $<sup>^{1}</sup>$  Only required for  $\overline{IRQx}$  recognition in the following cycle.

 $<sup>^2\,\</sup>mbox{Applies}$  only if  $t_{\mbox{\scriptsize SIR}}$  and  $t_{\mbox{\scriptsize HIR}}$  requirements are not met.




Figure 12. Interrupts

### Timer

For timer, see Table 16 and Figure 13.

### Table 16. Timer

Parameter		Min	Max	Unit	
Switching Ch	naracteristic				
t <sub>DTEX</sub>	CLKIN High to TIMEXP <sup>1</sup>		1	9	ns

 $<sup>^{\</sup>rm 1} \mbox{For ADSP-21160M},$  specification is 7 ns, maximum.




Figure 13. Timer

### Flags

For flags, see Table 17 and Figure 14.

Table 17. Flags

Parameter		Min	Max	Unit
Timing Requ	uirements			
$t_{SFI}$	FLAG3-0 IN Setup Before CLKIN High <sup>1</sup>	4		ns
t <sub>HFI</sub>	FLAG3–0 IN Hold After CLKIN High <sup>1</sup>	1		ns
t <sub>DWRFI</sub>	FLAG3-0 IN Delay After RDx/WRx Low <sup>1, 2</sup>		10	ns
$t_{\text{HFIWR}}$	FLAG3-0 IN Hold After RDx/WRx Deasserted <sup>1</sup>	0		ns
Switching C	haracteristics			
$t_{DFO}$	FLAG3–0 OUT Delay After CLKIN High		9	ns
$t_{HFO}$	FLAG3–0 OUT Hold After CLKIN High	1		ns
t <sub>DFOE</sub>	CLKIN High to FLAG3–0 OUT Enable	1		ns
t <sub>DFOD</sub>	CLKIN High to FLAG3-0 OUT Disable <sup>3</sup>		$t_{CK}-t_{CCLK}+5$	ns

 $<sup>^1</sup>$  Flag inputs meeting these setup and hold times for instruction cycle N will affect conditional instructions in instruction cycle N+2.

<sup>&</sup>lt;sup>3</sup> For ADSP-21160M, specification is 5 ns, maximum.




Figure 14. Flags

<sup>&</sup>lt;sup>2</sup> For ADSP-21160M, specification is 12 ns, maximum.

### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN except for the ACK pin requirements listed in note 6

of Table 18. These specifications apply when the ADSP-21160x is the bus master accessing external memory space in asynchronous access mode.

Table 18. Memory Read—Bus Master

Parameter		Min	Max	Unit
Timing Requ	irements			
$t_{DAD}$	Address, CIF, Selects Delay to Data Valid 1, 2, 3, 4		$t_{CK} - 0.25t_{CCLK} - 8.5 + W$	ns
$t_{DRLD}$	RDx Low to Data Valid <sup>1,4,5</sup>		$t_{CK} - 0.5t_{CCLK} + W$	ns
$t_{HDA}$	Data Hold from Address, Selects <sup>6</sup>	0		ns
$t_{SDS}$	Data Setup to RDx High1	8		ns
$t_{HDRH}$	Data Hold from RDx High <sup>6</sup>	1		ns
t <sub>DAAK</sub>	ACK Delay from Address, Selects <sup>2,7</sup>		$t_{CK} - 0.5t_{CCLK} - 12 + W$	ns
t <sub>DSAK</sub>	ACK Delay from RDx Low <sup>7</sup>		$t_{CK} - 0.75t_{CCLK} - 11 + W$	ns
t <sub>SAKC</sub>	ACK Setup to CLKIN <sup>7</sup>	0.5t <sub>CCLK</sub> +3		ns
$t_{HAKC}$	ACK Hold After CLKIN	1		ns
Switching Ch	naracteristics			
t <sub>DRHA</sub>	Address, CIF, Selects Hold After RDx High	0.25t <sub>CCLK</sub> – 1+H		ns
t <sub>DARL</sub>	Address, CIF, Selects to RDx Low <sup>2</sup>	0.25t <sub>CCLK</sub> – 3		ns
$t_{RW}$	RDx Pulsewidth	$t_{CK} - 0.5t_{CCLK} - 1 + W$		ns
t <sub>RWR</sub>	RDx High to WRx, RDx, DMAGx Low	0.5t <sub>CCLK</sub> – 1+HI		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

 $<sup>^{1}\,\</sup>text{Data}$  Delay/Setup: User must meet  $t_{\text{DAD}},$   $t_{\text{DRLD}}\text{, or }t_{\text{SDS}}\text{.}$ 

 $<sup>^{2}</sup>$  The falling edge of  $\overline{MSx}$ ,  $\overline{BMS}$  is referenced.

 $<sup>^3</sup>$  For ADSP-21160M, specification is  $t_{\text{CK}}\text{--}0.25t_{\text{CCLK}}\text{--}11\text{+-W}$  ns, maximum.

 $<sup>^4</sup>$ The maximum limit of timing requirement values for  $t_{DAD}$  and  $t_{DRLD}$  parameters are applicable for the case where AMI\_ACK is always high.

<sup>&</sup>lt;sup>5</sup> For ADSP-21160M, specification is 0.75t<sub>CK</sub>-11+W ns, maximum.

<sup>&</sup>lt;sup>6</sup> Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> in asynchronous access mode. See Example System Hold Time Calculation on page 49 for the calculation of hold times given capacitive and dc loads.

<sup>&</sup>lt;sup>7</sup> For asynchronous access, ACK is sampled only after the programmed wait states for the access have been counted. For the first CLKIN cycle of a new external memory access, ACK must be driven low (deasserted) by t<sub>DAAK</sub>, t<sub>DSAK</sub>, or t<sub>SAKC</sub>. For the second and subsequent cycles of an asynchronous external memory access, the t<sub>SAKC</sub> and t<sub>HAKC</sub> must be met for both assertion and deassertion of ACK signal.




Figure 15. Memory Read—Bus Master

### Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN except for the ACK pin requirements listed in note 1

of Table 19. These specifications apply when the ADSP-21160x is the bus master accessing external memory space in asynchronous access mode.

Table 19. Memory Write—Bus Master

Parameter		Min	Max	Unit
Timing Requi	irements			
$t_{DAAK}$	ACK Delay from Address, Selects <sup>1, 2</sup>		$t_{CK} - 0.5t_{CCLK} - 12 + W$	ns
t <sub>DSAK</sub>	ACK Delay from WRx Low <sup>1</sup>		$t_{CK} - 0.75t_{CCLK} - 11 + W$	ns
t <sub>SAKC</sub>	ACK Setup to CLKIN <sup>1</sup>	0.5t <sub>CCLK</sub> +3		ns
t <sub>HAKC</sub>	ACK Hold After CLKIN <sup>1</sup>	1		ns
Switching Ch	paracteristics			
$t_{DAWH}$	Address, $\overline{\text{CIF}}$ , Selects to $\overline{\text{WRx}}$ Deasserted <sup>2</sup>	$t_{CK} - 0.25t_{CCLK} - 3 + W$		ns
$t_{DAWL}$	Address, CIF, Selects to WRx Low <sup>2</sup>	0.25t <sub>CCLK</sub> – 3		ns
$t_{WW}$	WRx Pulsewidth	$t_{CK} - 0.5t_{CCLK} - 1 + W$		ns
$t_{\text{DDWH}}$	Data Setup before WRx High <sup>3</sup>	$t_{CK} - 0.5t_{CCLK} - 1 + W$		ns
$t_{\text{DWHA}}$	Address Hold after WRx Deasserted	0.25t <sub>CCLK</sub> – 1+H		ns
$t_{\text{DWHD}}$	Data Hold after WRx Deasserted	0.25t <sub>CCLK</sub> – 1+H		ns
t <sub>DATRWH</sub>	Data Disable after WRx Deasserted <sup>4</sup>	0.25t <sub>CCLK</sub> – 2+H	$0.25t_{CCLK}+2+H$	ns
$t_{\text{WWR}}$	WRx High to WRx, RDx, DMAGx Low	0.5t <sub>CCLK</sub> – 1 + HI		ns
$t_{\text{DDWR}}$	Data Disable before WRx or RDx Low	0.25t <sub>CCLK</sub> – 1+I		ns
t <sub>WDE</sub>	WRx Low to Data Enabled	-0.25t <sub>CCLK</sub> -1		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

<sup>&</sup>lt;sup>1</sup> For asynchronous access, ACK is sampled only after the programmed wait states for the access have been counted. For the first CLKIN cycle of a new external memory access, ACK must be driven low (deasserted) by t<sub>DAAK</sub> or t<sub>DSAK</sub> or t<sub>SAKC</sub>. For the second and subsequent cycles of an asynchronous external memory access, the t<sub>SAKC</sub> and t<sub>HAKC</sub> must be met for both assertion and deassertion of ACK signal.

 $<sup>^2</sup>$  The falling edge of  $\overline{\text{MSx}}, \overline{\text{BMS}}$  is referenced.

 $<sup>^3</sup>$  For ADSP-21160M, specification is  $t_{\text{CK}}$ –0.25 $t_{\text{CCLK}}$ –12.5+W ns, minimum.

<sup>&</sup>lt;sup>4</sup> See Example System Hold Time Calculation on Page 49 for calculation of hold times given capacitive and dc loads.




Figure 16. Memory Write—Bus Master

### Synchronous Read/Write—Bus Master

See Table 20 and Figure 17. Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-21160x (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes except where noted (see Memory Read–Bus Master on page 26 and Memory Write–Bus Master on page 28).

When accessing a slave ADSP-21160x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write–Bus Slave on page 32). The slave ADSP-21160x must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Table 20. Synchronous Read/Write—Bus Master

Parameter		Min	Max	Unit
Timing Requi	irements			
t <sub>SSDATI</sub>	Data Setup Before CLKIN	5.5		ns
t <sub>HSDATI</sub>	Data Hold After CLKIN	1		ns
t <sub>SACKC</sub>	ACK Setup Before CLKIN	0.5t <sub>CCLK</sub> +3		ns
$t_{\text{HACKC}}$	ACK Hold After CLKIN	1		ns
Switching Ch	aracteristics			
$t_{DADDO}$	Address, MSx, BMS, BRST, CIF Delay After CLKIN		10	ns
$t_{HADDO}$	Address, MSx, BMS, BRST, CIF Hold After CLKIN	1.5		ns
$t_{DPGO}$	PAGE Delay After CLKIN	1.5	11	ns
$t_{\text{DRDO}}$	RDx High Delay After CLKIN	0.25t <sub>CCLK</sub> – 1	0.25t <sub>CCLK</sub> +9	ns
$t_{\text{DWRO}}$	WRx High Delay After CLKIN	0.25t <sub>CCLK</sub> – 1	0.25t <sub>CCLK</sub> +9	ns
$t_{DRWL}$	RDx/WRx Low Delay After CLKIN	0.25t <sub>CCLK</sub> – 1	0.25t <sub>CCLK</sub> +9	ns
t <sub>DDATO</sub>	Data Delay After CLKIN <sup>1</sup>		$0.25t_{CCLK} + 9$	ns
t <sub>HDATO</sub>	Data Hold After CLKIN	1.5		ns
t <sub>DACKMO</sub>	ACK Delay After CLKIN <sup>2, 3</sup>	3	9	ns
t <sub>ACKMTR</sub>	ACK Disable Before CLKIN <sup>2</sup>	-3		ns
t <sub>DCKOO</sub>	CLKOUT Delay After CLKIN <sup>4</sup>	0.5	5	ns
$t_{CKOP}$	CLKOUT Period	t <sub>CK</sub> - 1	$t_{CK}^5 + 1$	ns
$t_{\text{CKWH}}$	CLKOUT Width High	t <sub>CK</sub> /2 – 2	$t_{CK}/2+2^2$	ns
$t_{\text{CKWL}}$	CLKOUT Width Low	t <sub>CK</sub> /2 – 2	$t_{CK}/2+2^2$	ns

 $<sup>^{\</sup>rm 1}$  For ADSP-21160M, specification is 12.5 ns, maximum.

<sup>&</sup>lt;sup>2</sup> Applies to broadcast write, master precharge of ACK.

 $<sup>^3</sup>$  For ADSP-21160M, specification is  $0.25t_{CCLK}+3$  ns (minimum) and  $.25t_{CCLK}+9$  ns (maximum).

<sup>&</sup>lt;sup>4</sup> For ADSP-21160M, specification is 2 ns, minimum.

<sup>&</sup>lt;sup>5</sup> Applies only when the DSP drives a bus operation; CLKOUT held inactive or three-state otherwise. For more information, see the System Design chapter in the ADSP-21160 SHARC DSP Hardware Reference.




Figure 17. Synchronous Read/Write—Bus Master

### Synchronous Read/Write—Bus Slave

See Table 21 and Figure 18. Use these specifications for ADSP-21160x bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

Table 21. Synchronous Read/Write—Bus Slave

Parameter		Min Max	Unit
Timing Requ	irements		
t <sub>SADDI</sub>	Address, BRST Setup Before CLKIN	5	ns
t <sub>HADDI</sub>	Address, BRST Hold After CLKIN	1	ns
t <sub>SRWI</sub>	RDx/WRx Setup Before CLKIN	5	ns
t <sub>HRWI</sub>	RDx/WRx Hold After CLKIN	1	ns
t <sub>SSDATI</sub>	Data Setup Before CLKIN	5.5	ns
t <sub>HSDATI</sub>	Data Hold After CLKIN	1	ns
Switching Ch	naracteristics		
$t_{DDATO}$	Data Delay After CLKIN <sup>1</sup>	0.25 t <sub>CCLK</sub> -	+ 9 ns
$t_{\text{HDATO}}$	Data Hold After CLKIN	1.5	ns
t <sub>DACKC</sub>	ACK Delay After CLKIN	10	ns
t <sub>HACKO</sub>	ACK Hold After CLKIN	1.5	ns

 $<sup>^{\</sup>rm 1}$  For ADSP-21160M, specification is 12.5 ns, maximum.




Figure 18. Synchronous Read/Write—Bus Slave

### Multiprocessor Bus Request and Host Bus Request

See Table 22 and Figure 19. Use these specifications for passing of bus mastership between multiprocessing ADSP-21160x DSPs  $(\overline{BRx})$  or a host processor, both synchronous and asynchronous  $(\overline{HBR}, \overline{HBG})$ .

Table 22. Multiprocessor Bus Request and Host Bus Request

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>HBGRCSV</sub>	HBG Low to RDx/WRx/CS Valid <sup>1</sup>		$6.5 + t_{CK} + t_{CCLK} - 1$	2.5CR ns
t <sub>SHBRI</sub>	HBR Setup Before CLKIN <sup>2</sup>	6		ns
t <sub>HHBRI</sub>	HBR Hold After CLKIN <sup>2</sup>	1		ns
t <sub>SHBGI</sub>	HBG Setup Before CLKIN	6		ns
t <sub>HHBGI</sub>	HBG Hold After CLKIN High	1		ns
t <sub>SBRI</sub>	BRx, PA Setup Before CLKIN	9		ns
t <sub>HBRI</sub>	BRx, PA Hold After CLKIN High	1		ns
t <sub>SRPBAI</sub>	RPBA Setup Before CLKIN	6		ns
t <sub>HRPBAI</sub>	RPBA Hold After CLKIN	2		ns
Switching Ch	paracteristics			
$t_{\text{DHBGO}}$	HBG Delay After CLKIN		7	ns
t <sub>HHBGO</sub>	HBG Hold After CLKIN <sup>3</sup>	1.5		ns
$t_{DBRO}$	BRx Delay After CLKIN		8	ns
t <sub>HBRO</sub>	BRx Hold After CLKIN	1.5		ns
t <sub>DPASO</sub>	PA Delay After CLKIN, Slave		8	ns
t <sub>TRPAS</sub>	PA Disable After CLKIN, Slave	1.5		ns
t <sub>DPAMO</sub>	PA Delay After CLKIN, Master		0.25t <sub>CCLK</sub> +9	ns
t <sub>PATR</sub>	PA Disable Before CLKIN, Master <sup>4</sup>	0.25t <sub>CCLK</sub> – 5.	5	ns
t <sub>DRDYCS</sub>	REDY (O/D) or (A/D) Low from $\overline{CS}$ and $\overline{HBR}$ Low <sup>5, 6</sup>		0.5t <sub>CK</sub> +1.0	ns
t <sub>TRDYHG</sub>	REDY (O/D) Disable or REDY (A/D) High from $\overline{\text{HBG}}^{5, 7}$	t <sub>CK</sub> +15		ns
t <sub>ARDYTR</sub>	REDY (A/D) Disable from CS or HBR High⁵		11	ns

<sup>&</sup>lt;sup>1</sup> For ADSP-21160M, specification is 19 ns, maximum.

<sup>&</sup>lt;sup>2</sup>Only required for recognition in the current cycle.

<sup>&</sup>lt;sup>3</sup> For ADSP-21160M, specification is 2 ns, maximum.

 $<sup>^4\,\</sup>mbox{For ADSP-21160M},$  specification is  $0.25t_{\mbox{CK}}{-}5$  ns, minimum.

 $<sup>^{5}</sup>$  (O/D) = open drain, (A/D) = active drive.

 $<sup>^6\,\</sup>text{For ADSP-21160M},$  specification is  $0.5t_{\text{CK}}$  ns, maximum.

 $<sup>^{7}\,\</sup>mbox{For ADSP-21160M},$  specification is  $t_{\mbox{\scriptsize CK}}\mbox{+}25$  ns, maximum.




Figure 19. Multiprocessor Bus Request and Host Bus Request

### Asynchronous Read/Write—Host to ADSP-21160x

Use these specifications (Table 23, Table 24, Figure 20, and Figure 21) for asynchronous host processor accesses of an ADSP-21160x, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low).

After  $\overline{HBG}$  is returned by the ADSP-21160x, the host can drive the  $\overline{RDx}$  and  $\overline{WRx}$  pins to access the ADSP-21160x DSP's internal memory or IOP registers.  $\overline{HBR}$  and  $\overline{HBG}$  are assumed low for this timing.

Table 23. Read Cycle

Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>SADRDL</sub>	Address Setup/ $\overline{\text{CS}}$ Low Before $\overline{\text{RDx}}$ Low	0		ns
t <sub>HADRDH</sub>	Address Hold/ $\overline{\text{CS}}$ Hold Low After $\overline{\text{RDx}}$	2		ns
$t_{WRWH}$	RDx/WRx High Width	5		ns
t <sub>DRDHRDY</sub>	RDx High Delay After REDY (O/D) Disable	0		ns
$t_{DRDHRDY}$	RDx High Delay After REDY (A/D) Disable	0		ns
Switching Ch	aracteristics			
t <sub>SDATRDY</sub>	Data Valid Before REDY Disable from Low	2		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay After RDx Low <sup>1</sup>		11	ns
$t_{RDYPRD}$	REDY (O/D) or (A/D) Low Pulsewidth for Read <sup>2</sup>	t <sub>CK</sub> – 4		ns
t <sub>HDARWH</sub>	Data Disable After RDx High <sup>3</sup>	1.5	6	ns

 $<sup>^{\</sup>rm 1}$  For ADSP-21160M, specification is 7 ns, minimum.

Table 24. Write Cycle

Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>SCSWRL</sub>	CS Low Setup Before WRx Low	0		ns
t <sub>HCSWRH</sub>	CS Low Hold After WRx High	0		ns
t <sub>SADWRH</sub>	Address Setup Before WRx High	6		ns
t <sub>HADWRH</sub>	Address Hold After WRx High	2		ns
t <sub>WWRL</sub>	WRx Low Width <sup>1</sup>	t <sub>CCLK</sub> +1		ns
t <sub>WRWH</sub>	RDx/WRx High Width	5		ns
t <sub>DWRHRDY</sub>	WRx High Delay After REDY (O/D) or (A/D) Disable	0		ns
t <sub>SDATWH</sub>	Data Setup Before WRx High	5		ns
$t_{\text{HDATWH}}$	Data Hold After WRx High	4		ns
Switching Ch	aracteristics			
t <sub>DRDYWRL</sub>	REDY (O/D) or (A/D) Low Delay After WRx/CS Low		11	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Write <sup>2</sup>	5.75 + 0.5t <sub>CCLK</sub>		ns

 $<sup>^{\</sup>rm 1}$  For ADSP-21160M, specification is 7 ns, minimum.

 $<sup>^2\,\</sup>mbox{For ADSP-21160M},$  specification is  $t_{\mbox{\scriptsize CK}}$  ns, minimum.

 $<sup>^3\,\</sup>mathrm{For}$  ADSP-21160M, specification is 2 ns, minimum.

<sup>&</sup>lt;sup>2</sup> For ADSP-21160M, specification is 12 ns, minimum.




Figure 20. Asynchronous Read—Host to ADSP-21160x




Figure 21. Asynchronous Write—Host to ADSP-21160x

#### Three-State Timing—Bus Master, Bus Slave

See Table 25 and Figure 22. These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the  $\overline{\text{SBTS}}$  pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{\text{SBTS}}$  pin.

Table 25. Three-State Timing—Bus Master, Bus Slave

Paramete	er	Min	Max	Unit
Timing Re	quirements			
t <sub>STSCK</sub>	SBTS Setup Before CLKIN	6		ns
$t_{\text{HTSCK}}$	SBTS Hold After CLKIN <sup>1</sup>	2		ns
Switching	Characteristics			
t <sub>MIENA</sub>	Address/Select Enable After CLKIN	1.5	9	ns
t <sub>MIENS</sub>	Strobes Enable After CLKIN <sup>2</sup>	1.5	9	ns
t <sub>MIENHG</sub>	HBG Enable After CLKIN	1.5	9	ns
t <sub>MITRA</sub>	Address/Select Disable After CLKIN <sup>3</sup>	0.5	9	ns
$t_{\text{MITRS}}$	Strobes Disable After CLKIN <sup>2, 4, 5</sup>	0.25t <sub>CCLK</sub> – 4	0.25t <sub>CCLK</sub> +1.5	ns
t <sub>MITRHG</sub>	HBG Disable After CLKIN <sup>6</sup>	0.5	8	ns
t <sub>DATEN</sub>	Data Enable After CLKIN <sup>7, 8</sup>	0.25t <sub>CCLK</sub> + 1	$0.25t_{CCLK} + 7$	ns
$t_{DATTR}$	Data Disable After CLKIN <sup>7, 9</sup>	0.5	5	ns
t <sub>ACKEN</sub>	ACK Enable After CLKIN <sup>7</sup>	1.5	9	ns
$t_{ACKTR}$	ACK Disable After CLKIN <sup>7</sup>	1.5	5	ns
$t_{CDCEN}$	CLKOUT Enable After CLKIN <sup>10</sup>	0.5	9	ns
$t_{CDCTR}$	CLKOUT Disable After CLKIN	t <sub>CCLK</sub> – 3	t <sub>CCLK</sub> +1	ns
t <sub>ATRHBG</sub>	Address, MSx Disable Before HBG Low <sup>11</sup>	1.5t <sub>CK</sub> -6	$1.5t_{CK} + 5$	ns
t <sub>STRHBG</sub>	RDx, WRx, DMAGx Disable Before HBG Low <sup>11</sup>	$t_{CK} + 0.25t_{CCLK} - 6$	$t_{CK} + 0.25t_{CCLK} + 5$	ns
$t_{\text{PTRHBG}}$	Page Disable Before HBG Low11	t <sub>CK</sub> – 6	t <sub>CK</sub> + 5	ns
$t_{\text{BTRHBG}}$	BMS Disable Before HBG Low <sup>11</sup>	0.5t <sub>CK</sub> - 6.5	$0.5t_{CK} + 1.5$	ns
t <sub>MENHBG</sub>	Memory Interface Enable After HBG High12, 13	t <sub>CK</sub> – 5	$t_{CK}+6$	ns

 $<sup>^{\</sup>rm 1}$  For ADSP-21160M, specification is 1 ns, minimum.

<sup>&</sup>lt;sup>2</sup> Strobes =  $\overline{RDx}$ ,  $\overline{WRx}$ , and  $\overline{DMAGx}$ .

 $<sup>^3</sup>$  For ADSP-21160M, specification is  $0.25t_{\rm CCLK}-1$  ns (minimum) and  $0.25t_{\rm CCLK}+4$  ns (maximum).

 $<sup>^4</sup>$  If access aborted by  $\overline{\text{SBTS}}$ , then strobes disable before CLKIN [0.25t<sub>CCLK</sub> + 1.5 (min.), 0.25t<sub>CCLK</sub> + 5 (max.)]

 $<sup>^5</sup>$  For ADSP-21160M, specification is 0.25  $t_{CCLK}$  ns (maximum).

<sup>&</sup>lt;sup>6</sup> For ADSP-21160M, specification is 3.5 ns (minimum).

<sup>&</sup>lt;sup>7</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.

<sup>&</sup>lt;sup>8</sup> For ADSP-21160M, specification is 1.5 ns (minimum) and 10 ns (maximum).


<sup>&</sup>lt;sup>9</sup> For ADSP-21160M, specification is 1.5 ns (minimum).

<sup>&</sup>lt;sup>10</sup>For ADSP-21160M, specification is 0.5 ns (minimum).

<sup>&</sup>lt;sup>11</sup>Not specified for ADSP-21160M.

 $<sup>^{12}</sup>Memory\ Interface = Address,\ \overline{RDx},\ \overline{WRx},\ \overline{MSx},\ PAGE,\ \overline{DMAGx},\ and\ \overline{BMS}\ (in\ EPROM\ boot\ mode).$ 

 $<sup>^{13}</sup>$ For ADSP-21160M, specification is  $t_{CK}$ +5 ns (maximum).



 $\ \, \text{MEMORY INTERFACE = ADDRESS, } \overline{\text{RDx}}, \overline{\text{WRx}}, \overline{\text{MSx}}, \text{PAGE, } \overline{\text{DMAGx.}} \ \overline{\text{BMS}} \ \text{(IN EPROM BOOT MODE)}$ 

Figure 22. Three-State Timing—Bus Master, Bus Slave

#### **DMA Handshake**

See Table 26 and Figure 23. These specifications describe the three DMA handshake modes. In all three modes,  $\overline{DMARx}$  is used to initiate transfers. For handshake mode,  $\overline{DMAGx}$  controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR31–0,  $\overline{RDx}$ ,  $\overline{WRx}$ , PAGE,  $\overline{MS3}$ –0, ACK, and  $\overline{DMAGx}$ 

signals. For Paced Master mode, the data transfer is controlled by ADDR31–0,  $\overline{RDx}$ ,  $\overline{WRx}$ ,  $\overline{MS3}$ –0, and ACK (not  $\overline{DMAGx}$ ). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR31–0,  $\overline{RDx}$ ,  $\overline{WRx}$ ,  $\overline{MS3}$ –0, PAGE, DATA63–0, and ACK also apply.

Table 26. DMA Handshake

Parameter		Min	Max	Unit
Timing Requi	rements			
$t_{SDRC}$	DMARx Setup Before CLKIN <sup>1</sup>	3		ns
$t_{\text{WDR}}$	DMARx Width Low (Nonsynchronous) <sup>2, 3</sup>	0.5t <sub>CCLK</sub> +2.5		ns
t <sub>SDATDGL</sub>	Data Setup After DMAGx Low <sup>4, 5</sup>		$t_{CK} - 0.5t_{CCLK} - 7$	ns
t <sub>HDATIDG</sub>	Data Hold After DMAGx High	2		ns
t <sub>DATDRH</sub>	Data Valid After DMARx High <sup>4, 6</sup>		$t_{CK}+3$	ns
t <sub>DMARLL</sub>	DMARx Low Edge to Low Edge <sup>7</sup>	t <sub>CK</sub>		ns
t <sub>DMARH</sub>	DMARx Width High <sup>2, 8</sup>	0.5t <sub>CCLK</sub> +1		ns
Switching Ch	aracteristics			
$t_{DDGL}$	DMAGx Low Delay After CLKIN	0.25t <sub>CCLK</sub> +1	0.25t <sub>CCLK</sub> +9	ns
t <sub>WDGH</sub>	DMAGx High Width	0.5t <sub>CCLK</sub> – 1+HI		ns
t <sub>WDGL</sub>	DMAGx Low Width	$t_{CK} - 0.5t_{CCLK} - 1$		ns
$t_{HDGC}$	DMAGx High Delay After CLKIN	$t_{CK} - 0.25t_{CCLK} + 1.5$	$t_{CK} - 0.25t_{CCLK} + 9$	ns
t <sub>VDATDGH</sub>	Data Valid Before DMAGx High <sup>9</sup>	$t_{CK} - 0.25t_{CCLK} - 8$	$t_{CK} - 0.25t_{CCLK} + 5$	ns
t <sub>DATRDGH</sub>	Data Disable After DMAGx High <sup>10</sup>	0.25t <sub>CCLK</sub> – 3	0.25t <sub>CCLK</sub> +1.5	ns
t <sub>DGWRL</sub>	WRx Low Before DMAGx Low	-1.5	2	ns
t <sub>DGWRH</sub>	DMAGx Low Before WRx High	$t_{CK} - 0.5t_{CCLK} - 2 + W$		ns
t <sub>DGWRR</sub>	WRx High Before DMAGx High <sup>11</sup>	-1.5	2	ns
t <sub>DGRDL</sub>	RDx Low Before DMAGx Low	-1.5	2	ns
t <sub>DRDGH</sub>	RDx Low Before DMAGx High	$t_{CK} - 0.5t_{CCLK} - 2 + W$		ns
t <sub>DGRDR</sub>	RDx High Before DMAGx High <sup>11</sup>	-1.5	2	ns
t <sub>DGWR</sub>	DMAGx High to WRx, RDx, DMAGx Low	0.5t <sub>CCLK</sub> – 2+HI		ns
t <sub>DADGH</sub>	Address/Select Valid to DMAGx High <sup>12</sup>	15.5		ns
t <sub>DDGHA</sub>	Address/Select Hold after DMAGx High	1		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

<sup>&</sup>lt;sup>1</sup>Only required for recognition in the current cycle.

 $<sup>^2</sup>$  Maximum throughput using  $\overline{DMARx}$  /  $\overline{DMAGx}$  handshaking equals  $t_{WDR}$  +  $t_{DMARH}$  =  $(0.5t_{CCLK}+1)$  +  $(0.5t_{CCLK}+1)$  = 10.0 ns (100 MHz). This throughput limit applies to non-synchronous access mode only.

<sup>&</sup>lt;sup>3</sup> For ADSP-21160M, specification is t<sub>CCLK</sub>+4.5 ns, minimum.

<sup>&</sup>lt;sup>4</sup>t<sub>SDATDGL</sub> is the data setup requirement if <u>DMARx</u> is not being used to hold off completion of a write. Otherwise, if <u>DMARx</u> low holds off completion of the write, the data can be driven t<sub>DATDRH</sub> after <u>DMARx</u> is brought high.

 $<sup>^5\,\</sup>mbox{For ADSP-}21160\mbox{M},$  specification is  $0.75t_{\mbox{\scriptsize CCLK}}\!\!-\!\!7$  ns, maximum.

 $<sup>^6</sup>$  For ADSP-21160M, specification is  $t_{CLK}$ +10 ns, maximum.

<sup>&</sup>lt;sup>7</sup>Use t<sub>DMARLL</sub> if DMARx transitions synchronous with CLKIN. Otherwise, use t<sub>WDR</sub> and t<sub>DMARH</sub>.


<sup>&</sup>lt;sup>8</sup> For ADSP-21160M, specification is t<sub>CCLK</sub>+4.5 ns, minimum.

<sup>9</sup> t<sub>VDATDGH</sub> is valid if  $\overline{DMARx}$  is not being used to hold off completion of a read. If  $\overline{DMARx}$  is used to prolong the read, then t<sub>VDATDGH</sub> = t<sub>CK</sub> - 0.25t<sub>CCLK</sub> - 8 + (n × t<sub>CK</sub>) where n equals the number of extra cycles that the access is prolonged.

<sup>&</sup>lt;sup>10</sup>See Example System Hold Time Calculation on page 49 for calculation of hold times given capacitive and dc loads.

<sup>&</sup>lt;sup>11</sup>This parameter applies for synchronous access mode only.

<sup>&</sup>lt;sup>12</sup>For ADSP-21160M, specification is 18 ns, minimum.



<sup>\*</sup> MEMORY READ BUS MASTER, MEMORY WRITE BUS MASTER, OR SYNCHRONOUS READ/WRITE BUS MASTER TIMING SPECIFICATIONS FOR ADDR31-0, RDx, WRx, WS3-0 AND ACK ALSO APPLY HERE.

Figure 23. DMA Handshake

#### Link Ports—Receive, Transmit

For link ports, see Table 27, Table 28, Figure 24, and Figure 25. Calculation of link receiver data setup and hold, relative to link clock, is required to determine the maximum allowable skew that can be introduced in the transmission path, between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA, relative to LCLK (setup skew =  $t_{\rm LCLKTWH}$  minimum –  $t_{\rm DLDCH}$  –  $t_{\rm SLDCL}$ ). Hold skew is the

maximum delay that can be introduced in LCLK, relative to LDATA (hold skew =  $t_{\rm LCLKTWL}$  minimum +  $t_{\rm HLDCH}$  -  $t_{\rm HLDCL}$ ). Calculations made directly from speed specifications result in unrealistically small skew times, because they include multiple tester guardbands.

Note that there is a two-cycle effect latency between the link port enable instruction and the DSP enabling the link port.

Table 27. Link Ports—Receive

Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>SLDCL</sub>	Data Setup Before LCLK Low	2.5		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low <sup>1</sup>	3		ns
t <sub>LCLKIW</sub>	LCLK Period	t <sub>LCLK</sub>		ns
t <sub>LCLKRWL</sub>	LCLK Width Low <sup>2</sup>	4		ns
$t_{\text{LCLKRWH}}$	LCLK Width High <sup>3</sup>	4		ns
Switching Ch	aracteristics			
t <sub>DLALC</sub>	LACK Low Delay After LCLK High <sup>4, 5</sup>	9	17	ns

<sup>&</sup>lt;sup>1</sup> For ADSP-21160M, specification is 2.5 ns, minimum.

<sup>&</sup>lt;sup>5</sup> For ADSP-21160M, specification is 12 ns, minimum.




Figure 24. Link Ports—Receive

<sup>&</sup>lt;sup>2</sup> For ADSP-21160M, specification is 6 ns, minimum.

<sup>&</sup>lt;sup>3</sup> For ADSP-21160M, specification is 6 ns, minimum.


<sup>&</sup>lt;sup>4</sup> LACK goes low with t<sub>DLALC</sub> relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.

Table 28. Link Ports—Transmit

Parameter		Min	Max	Unit
Timing Requ	irements			
$t_{SLACH}$	LACK Setup Before LCLK High	14		ns
$t_{HLACH}$	LACK Hold After LCLK High	-2		ns
Switching Ch	paracteristics			
t <sub>DLDCH</sub>	Data Delay After LCLK High		4	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High	-2		ns
t <sub>LCLKTWL</sub>	LCLK Width Low <sup>1</sup>	0.5t <sub>LCLK</sub> – 0.5	$0.5t_{LCLK} + 0.5$	ns
t <sub>LCLKTWH</sub>	LCLK Width High <sup>2</sup>	0.5t <sub>LCLK</sub> - 0.5	$0.5t_{LCLK} + 0.5$	ns
t <sub>DLACLK</sub>	LCLK Low Delay After LACK High <sup>3</sup>	0.5t <sub>LCLK</sub> +4	$3/2t_{LCLK}+11$	ns

 $<sup>^1\</sup>mbox{For ADSP-21160M},$  specification is  $0.5\mbox{t}_{LCLK}\!-\!1.5$  ns (minimum) and  $0.5\mbox{t}_{LCLK}\!+\!1.5$  ns (maximum).

 $<sup>^3</sup>$  For ADSP-21160M, specification is 0.5t\_{LCLK}+5 ns (minimum) and 3t\_{LCLK}+11 ns (maximum).



THE  $t_{SLACH}$  REQUIREMENT APPLIES TO THE RISING EDGE OF LCLK ONLY FOR THE FIRST NIBBLE/BYTE TRANSMITTED.

Figure 25. Link Ports—Transmit

 $<sup>^2</sup>$  For ADSP-21160M, specification is  $0.5t_{LCLK}-1.5$  ns (minimum) and  $0.5t_{LCLK}+1.5$  ns (maximum).

#### **Serial Ports**

For serial ports, see Table 29, Table 30, Table 31, Table 32, Table 33, Table 34, Table 35, Figure 26, and Figure 27. To determine whether communication is possible between two devices

at clock speed n, the following specifications must be confirmed:
1) frame sync delay and frame sync setup and hold, 2) data delay
and data setup and hold, and 3) SCLK width.

Table 29. Serial Ports—External Clock

Parameter		Min	Max	Unit
Timing Requ	uirements			
$t_{SFSE}$	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	3.5		ns
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1</sup>	4		ns
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>1</sup>	1.5		ns
$t_{HDRE}$	Receive Data Hold After RCLK <sup>1, 2</sup>	6.5		ns
t <sub>SCLKW</sub>	TCLK/RCLK Width <sup>3</sup>	8		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	2t <sub>CCLK</sub>		ns

<sup>&</sup>lt;sup>1</sup> Referenced to sample edge.

Table 30. Serial Ports—Internal Clock

Parameter		Min	Max	Unit
Timing Req	uirements			
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>1</sup> ; RFS Setup Before RCLK <sup>1</sup>	8		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	$t_{CCLK}/2 + 1$		ns
t <sub>SDRI</sub>	Receive Data Setup Before RCLK <sup>1</sup>	6.5		ns
t <sub>HDRI</sub>	Receive Data Hold After RCLK <sup>1</sup>	3		ns

<sup>&</sup>lt;sup>1</sup> Referenced to sample edge.

Table 31. Serial Ports—External or Internal Clock

Parameter		Min	Max	Unit
Switching Ch	aracteristics			
t <sub>DFSE</sub>	RFS Delay After RCLK (Internally Generated RFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	RFS Hold After RCLK (Internally Generated RFS) <sup>1</sup>	3		ns

<sup>&</sup>lt;sup>1</sup> Referenced to drive edge.

Table 32. Serial Ports—External Clock

Parameter		Min	Max	Unit
Switching C	haracteristics			
$t_{DFSE}$	TFS Delay After TCLK (Internally Generated TFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>1</sup>	3		ns
$t_{\text{DDTE}}$	Transmit Data Delay After TCLK <sup>1</sup>		16	ns
$t_{\text{HDTE}}$	Transmit Data Hold After TCLK <sup>1</sup>	0		ns

<sup>&</sup>lt;sup>1</sup> Referenced to drive edge.

<sup>&</sup>lt;sup>2</sup> For ADSP-21160M, specification is 4 ns, minimum.

<sup>&</sup>lt;sup>3</sup> For ADSP-21160M, specification is 14 ns, minimum.

 $<sup>^2\,\</sup>mbox{For ADSP-21160M},$  specification is 1 ns, minimum.

Table 33. Serial Ports—Enable and Three-State

Parameter		Min	Max	Unit
Switching Ch	naracteristics			
t <sub>DDTEN</sub>	Data Enable from External TCLK <sup>1</sup>	4		ns
t <sub>DDTTE</sub>	Data Disable from External TCLK <sup>1</sup>		10	ns
t <sub>DDTIN</sub>	Data Enable from Internal TCLK <sup>1</sup>	0		ns
t <sub>DDTTI</sub>	Data Disable from Internal TCLK <sup>1</sup>		3	ns


<sup>&</sup>lt;sup>1</sup> Referenced to drive edge.

Table 34. Serial Ports—Internal Clock

Parameter		Min	Max	Unit
Switching Ch	naracteristics			
t <sub>DFSI</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>1</sup>		4.5	ns
$t_{\text{HOFSI}}$	TFS Hold After TCLK (Internally Generated TFS) <sup>1</sup>	-1.5		ns
t <sub>DDTI</sub>	Transmit Data Delay After TCLK <sup>1</sup>		7.5	ns
$t_{\text{HDTI}}$	Transmit Data Hold After TCLK <sup>1</sup>	0		ns
t <sub>SCLKIW</sub>	TCLK/RCLK Width <sup>2</sup>	0.5t <sub>SCLK</sub> -1.5	0.5t <sub>SCLK</sub> +1.5	ns

<sup>&</sup>lt;sup>1</sup> Referenced to drive edge.

#### EXTERNAL RFS WITH MCE = 1, MFD = 0



#### LATE EXTERNAL TFS





Figure 26. Serial Ports—External Late Frame Sync

 $<sup>^2</sup>$  For ADSP-21160M, specification is 0.5  $t_{SCLK}$  – 2.5 ns (minimum) and 0.5  $t_{SCLK}$  +2 ns (maximum)


Table 35. Serial Ports—External Late Frame Sync

Parameter		Min	Max	Unit
Switching Char	racteristics			
t <sub>DDTLFSE</sub>	Data Delay from Late External TFS or External RFS with MCE = 1, $MFD = 0^{1}$		13	ns
t <sub>DDTENFS</sub>	Data Enable from Late FS or MCE = 1, MFD = $0^1$	1.0		ns

 $<sup>^{1}</sup>$  MCE = 1, TFS enable and TFS valid follow  $t_{\text{DDTLFSE}}$  and  $t_{\text{DDTENFS}}$ .



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.




Figure 27. Serial Ports

#### JTAG Test Access Port and Emulation

For JTAG Test Access Port and emulation, see Table 36 and Figure 28.

Table 36. JTAG Test Access Port and Emulation

Parameter		Min	Max	Unit
Timing Requ	iirements			
$t_{TCK}$	TCK Period	t <sub>CK</sub>		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	5		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	6		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	7		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1</sup>	18		ns
$\mathbf{t}_{TRSTW}$	TRST Pulsewidth	4t <sub>CK</sub>		ns
Switching Cl	haracteristics			
$t_{DTDO}$	TDO Delay from TCK Low		13	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>2</sup>		30	ns

 $<sup>^1 \,</sup> System \, Inputs = DATA63-0, ADDR31-0, \overline{RDx}, \overline{WRx}, ACK, \overline{SBTS}, \overline{HBR}, \overline{HBG}, \overline{CS}, \overline{DMAR1}, \overline{DMAR2}, \overline{BR6-1}, ID2-0, RPBA, \overline{IRQ2-0}, FLAG3-0, \overline{PA}, BRST, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, LxACK, EBOOT, LBOOT, \overline{BMS}, CLKIN, and \overline{RESET}.$ 

<sup>&</sup>lt;sup>2</sup> System Outputs = DATA63-0, ADDR31-0, \overline{MS3-0}, \overline{RDx}, \overline{WRx}, ACK, PAGE, CLKOUT, \overline{HBG}, REDY, \overline{DMAG1}, \overline{DMAG2}, \overline{BR6-1}, \overline{PA}, BRST, \overline{CIF}, FLAG3-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, LxACK, and \overline{BMS}.




Figure 28. JTAG Test Access Port and Emulation

#### **OUTPUT DRIVE CURRENTS—ADSP-21160M**

Figure 29 shows typical I–V characteristics for the output drivers of the ADSP-21160M. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 29. ADSP-21160M Typical Drive Currents

#### **OUTPUT DRIVE CURRENTS—ADSP-21160N**

Figure 30 shows typical I–V characteristics for the output drivers of the ADSP-21160N. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 30. ADSP-21160N Typical Drive Currents

#### **POWER DISSIPATION**

Total power dissipation has two components: one due to internal circuitry and one due to the switching of external output drivers.

Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Using the current specifications ( $I_{\rm DD\text{-}INPEAK}, I_{\rm DD\text{-}INHIGH}, I_{\rm DD\text{-}INLOW}, \text{and}$   $I_{\rm DD\text{-}IDLE}$ ) from Electrical Characteristics—ADSP-21160M on Page 16 and Electrical Characteristics—ADSP-21160N on Page 18 and the current-versus-operation information in Table 37, engineers can estimate the ADSP-21160x DSP's internal power supply ( $V_{\rm DDINT}$ ) input current for a specific application, according to the formula:

% Peak 
$$\times$$
 I<sub>DD-INPEAK</sub>  
% High  $\times$  I<sub>DD-INHIGH</sub>  
% Low  $\times$  I<sub>DD-INLOW</sub>  
+ % Peak  $\times$  I<sub>DD-IDLE</sub>  
= I<sub>DDINT</sub>

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- The number of output pins that switch during each cycle (*O*)
- The maximum frequency at which they can switch (f)
- Their load capacitance (C)
- Their voltage swing  $(V_{DD})$

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance ( $C_{\rm IN}$ ). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{\rm CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{\rm CK}$ . Select pins switch at  $1/(2t_{\rm CK})$ , but selects can switch on each cycle.

**Example for ADSP-21160N:** Estimate  $P_{EXT}$  with the following assumptions:

- A system with one bank of external data memory—asynchronous RAM (64-bit)
- Four  $64K \times 16$  RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of 1/(2  $t_{\text{CK}}$ ), with 50% of the pins switching
- The bus cycle time is 50 MHz ( $t_{CK} = 20 \text{ ns}$ ).

The  $P_{EXT}$  equation is calculated for each class of pins that can drive, as shown in Table 38.

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{\text{TOTAL}} = P_{\text{EXT}} + P_{\text{INT}} + P_{\text{PLL}}$$

where:

- P<sub>EXT</sub> is from Table 38
- $P_{INT}$  is  $I_{DDINT} \times 1.9$  V, using the calculation  $I_{DDINT}$  listed in Power Dissipation on page 47
- $P_{PLL}$  is  $AI_{DD} \times 1.9$  V, using the value for  $AI_{DD}$  listed in Electrical Characteristics—ADSP-21160M on Page 16 and Electrical Characteristics—ADSP-21160N on Page 18

Table 37. ADSP-21160x Operation Types vs. Input Current

Operation	Peak Activity <sup>1</sup>	High Activity <sup>1</sup>	Low Activity <sup>1</sup>
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access <sup>2</sup>	2 per t <sub>CK</sub> Cycle (DM 3 64 and PM 3 64)	1 per t <sub>CK</sub> Cycle (DM 3 64)	None
Internal Memory DMA	1 per 2 t <sub>CCLK</sub> Cycles	1 per 2 t <sub>CCLK</sub> Cycles	None
External Memory DMA	1 per External Port Cycle (364)	1 per External Port Cycle (3 64)	None
Data Bit Pattern for Core Memory Access and DMA	Worst Case	Random	N/A

 $<sup>^{1}</sup>$  Peak activity =  $I_{DD-INPEAK}$ , high activity =  $I_{DD-INHIGH}$ , and low activity =  $I_{DD-INLOW}$ . The state of the PEYEN bit (SIMD versus SISD mode) does not influence these calculations.

Table 38. External Power Calculations (ADSP-21160N Example)

Pin Type	No. of Pins	% Switching	×C	×f	$\times V_{DD}^2$	= P <sub>EXT</sub>
Address	15	50	× 44.7 pF	× 24 MHz	× 10.9 V	= 0.088 W
MS0	1	0	× 44.7 pF	× 24 MHz	× 10.9 V	= 0.000 W
WRx	2		× 44.7 pF	× 24 MHz	× 10.9 V	= 0.023 W
Data	64	50	× 14.7 pF	× 24 MHz	× 10.9 V	= 0.123 W
CLKOUT	1		× 4.7 pF	× 48 MHz	× 10.9 V	= 0.003 W
				P <sub>EXT</sub>		= 0.237 W

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

#### **TEST CONDITIONS**

The test conditions for timing parameters appearing in ADSP-21160x specifications on page 17 include output disable time, output enable time, and capacitive loading.

#### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high-impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L.$  This decay time can be approximated by the following equation:

$$t_{DECAY} = (C_I \Delta V)/I_L$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 31. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output

voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.




Figure 31. Output Enable/Disable

 $<sup>^2</sup>$  These assume a 2:1 core clock ratio. For more information on ratios and clocks ( $t_{CK}$  and  $t_{CCLK}$ ), see the timing ratio definitions on page 20.

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{\rm ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the output enable/disable diagram (Figure 31). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\rm DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-21160x DSP's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\rm DECAY}$  plus the minimum disable time (i.e.,  $t_{\rm DATRWH}$  for the write cycle).




Figure 32. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 33. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 32). Figure 34, Figure 35, Figure 37, and Figure 38 show how output rise time varies with capacitance. Figure 36 and Figure 39 graphically show how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see Output Disable Time on Page 48.) The graphs of Figure 34 through Figure 39 may not be linear outside the ranges shown.




Figure 34. ADSP-21160M Typical Output Rise Time (10%–90%,  $V_{DDEXT}$  = Max) vs. Load Capacitance




Figure 35. ADSP-21160M Typical Output Rise Time (10%–90%,  $V_{DDEXT}$  = Min) vs. Load Capacitance




Figure 36. ADSP-21160M Typical Output Delay or Hold vs. Load Capacitance (at Max Case Temperature)




Figure 37. ADSP-21160N Typical Output Rise Time (20%-80%,  $V_{DDEXT} = Max$ ) vs. Load Capacitance




Figure 38. ADSP-21160N Typical Output Rise Time (20%–80%,  $V_{\rm DDEXT}$  = Min) vs. Load Capacitance




Figure 39. ADSP-21160N Typical Output Delay or Hold vs. Load Capacitance (at Max Case Temperature)

#### **ENVIRONMENTAL CONDITIONS**

#### **Thermal Characteristics**

The ADSP-21160x DSPs are provided in a 400-Ball PBGA (Plastic Ball Grid Array) package.

The ADSP-21160x is specified for a case temperature ( $T_{CASE}$ ). To ensure that the  $T_{CASE}$  data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. Use the centerblock of ground pins (for ADSP-21160M, PBGA balls: H8-13, J8-13, K8-13, L8-13, M8-13, N8-13; for ADSP-21160N, PBGA balls: F7-14, G7-14, H7-14, J7-14, K7-14, L7-14, M-14, N7-14, P7-14, R7-15) to provide thermal pathways to the printed circuit board's ground plane. A heatsink should be attached to the ground plane (as close as possible to the thermal pathways) with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

- T<sub>CASE</sub> = Case temperature (measured on top surface of package)
- $T_{AMB} = Ambient temperature °C$
- PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).
- $\theta_{CA}$  = Value from Table 39.
- $\theta_{JB} = 6.46$ °C/W

Table 39. Airflow Over Package Versus  $\theta_{CA}$ 

Airflow (Linear Ft./Min.)	0	200	400
$\theta_{CA}$ (°C/W) <sup>1</sup>	12.13	9.86	8.7

 $<sup>^{1}\</sup>theta_{JC} = 3.6 \text{ °C/W}$ 

### **400-BALL PBGA PIN CONFIGURATIONS**

Table 40 lists the pin assignments for the PBGA package, and the pin configurations diagram in Figure 40 (ADSP-21160M) and Figure 41 (ADSP-21160N) show the pin assignment summary.

Table 40. 400-Ball PBGA Pin Assignments

	(See Footnotes 1 and 2)							
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	
DATA[14]	A01	DATA[22]	B01	DATA[24]	C01	DATA[28]	D01	
DATA[13]	A02	DATA[16]	B02	DATA[18]	C02	DATA[25]	D02	
DATA[10]	A03	DATA[15]	B03	DATA[17]	C03	DATA[20]	D03	
DATA[8]	A04	DATA[9]	B04	DATA[11]	C04	DATA[19]	D04	
DATA[4]	A05	DATA[6]	B05	DATA[7]	C05	DATA[12]	D05	
DATA[2]	A06	DATA[3]	B06	DATA[5]	C06	$V_{DDEXT}$	D06	
TDI	A07	DATA[0]	B07	DATA[1]	C07	$V_{DDINT}$	D07	
TRST	A08	TCK	B08	TMS	C08	$V_{DDEXT}$	D08	
RESET	A09	EMU	B09	TD0	C09	$V_{DDEXT}$	D09	
RPBA	A10	ĪRQ2	B10	ĪRQ1	C10	$V_{DDEXT}$	D10	
ĪRQ0	A11	FLAG3	B11	FLAG2	C11	$V_{DDEXT}$	D11	
FLAG1	A12	FLAG0	B12	NC <sup>1</sup>	C12	$V_{DDEXT}$	D12	
TIMEXP	A13	NC <sup>1</sup>	B13	NC	C13	$V_{DDINT}$	D13	
NC <sup>1</sup>	A14	NC	B14	TCLK1	C14	$V_{DDEXT}$	D14	
NC	A15	DT1	B15	DR1	C15	TFS0	D15	
TFS1	A16	RCLK1	B16	DR0	C16	L1DAT[7]	D16	
RFS1	A17	RFS0	B17	L0DAT[7]	C17	LOCLK	D17	
RCLK0	A18	TCLK0	B18	L0DAT[6]	C18	L0DAT[3]	D18	
DT0	A19	L0DAT[5]	B19	L0ACK	C19	L0DAT[1]	D19	
L0DAT[4]	A20	L0DAT[2]	B20	L0DAT[0]	C20	L1CLK	D20	
DATA[30]	E01	DATA[34]	F01	DATA[38]	G01	DATA[40]	H01	
DATA[29]	E02	DATA[33]	F02	DATA[35]	G02	DATA[39]	H02	
DATA[23]	E03	DATA[27]	F03	DATA[32]	G03	DATA[37]	H03	
DATA[21]	E04	DATA[26]	F04	DATA[31]	G04	DATA[36]	H04	
$V_{DDEXT}$	E05	$V_{DDEXT}$	F05	$V_{DDEXT}$	G05	$V_{DDEXT}$	H05	
$V_{\text{DDINT}}$	E06	$V_{DDINT}$	F06	$V_{DDINT}$	G06	$V_{DDINT}$	H06	
$V_{DDINT}$	E07	GND	F07	GND	G07	GND	H07	
$V_{\text{DDINT}}$	E08	GND	F08	GND	G08	GND	H08	
$V_{\text{DDINT}}$	E09	GND	F09	GND	G09	GND	H09	
$V_{\text{DDINT}}$	E10	GND	F10	GND	G10	GND	H10	
GND	E11	GND	F11	GND	G11	GND	H11	
$V_{DDINT}$	E12	GND	F12	GND	G12	GND	H12	
$V_{\text{DDINT}}$	E13	GND	F13	GND	G13	GND	H13	
$V_{\text{DDINT}}$	E14	GND	F14	GND	G14	GND	H14	
$V_{\text{DDINT}}$	E15	$V_{DDINT}$	F15	$V_{DDINT}$	G15	$V_{DDINT}$	H15	
$V_{DDEXT}$	E16	$V_{DDEXT}$	F16	$V_{DDEXT}$	G16	$V_{DDEXT}$	H16	
L1DAT[6]	E17	L1DAT[4]	F17	L1DAT[2]	G17	L2DAT[5]	H17	
L1DAT[5]	E18	L1DAT[3]	F18	L2DAT[6]	G18	L2ACK	H18	
L1ACK	E19	L1DAT[0]	F19	L2DAT[4]	G19	L2DAT[3]	H19	
L1DAT[1]	E20	L2DAT[7]	F20	L2CLK	G20	L2DAT[1]	H20	

Table 40. 400-Ball PBGA Pin Assignments (Continued)

(See Footnotes 1 and 2)							
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
DATA[44]	J01	CLK_CFG_0	K01	CLKIN	L01	AV <sub>DD</sub>	M01
DATA[43]	J02	DATA[46]	K02	CLK_CFG_1	L02	CLK_CFG_3	M02
DATA[42]	J03	DATA[45]	K03	AGND	L03	CLKOUT	M03
DATA[41]	J04	DATA[47]	K04	CLK_CFG_2	L04	NC <sup>2</sup>	M04
$V_{DDEXT}$	J05	$V_{DDEXT}$	K05	$V_{DDEXT}$	L05	$V_{DDEXT}$	M05
$V_{DDINT}$	J06	$V_{DDINT}$	K06	$V_{DDINT}$	L06	$V_{DDINT}$	M06
GND	J07	GND	K07	GND	L07	GND	M07
GND	J08	GND	K08	GND	L08	GND	M08
GND	J09	GND	K09	GND	L09	GND	M09
GND	J10	GND	K10	GND	L10	GND	M10
GND	J11	GND	K11	GND	L11	GND	M11
GND	J12	GND	K12	GND	L12	GND	M12
GND	J13	GND	K13	GND	L13	GND	M13
GND	J14	GND	K14	GND	L14	GND	M14
V <sub>DDINT</sub>	J15	V <sub>DDINT</sub>	K15	$V_{DDINT}$	L15	$V_{DDINT}$	M15
V <sub>DDEXT</sub>	J16	V <sub>DDEXT</sub>	K16	V <sub>DDEXT</sub>	L16	V <sub>DDEXT</sub>	M16
L2DAT[2]	J17	BR6	K17	BR2	L17	PAGE	M17
_2DAT[0]	J18	BR5	K17	BR1	L18	SBTS	M18
HBG	J19	BR4	K19	ACK	L19	PA	M19
HBR	J20	BR3	K20	REDY	L20	L3DAT[7]	M20
NC	N01	DATA[49]	P01	DATA[53]	R01	DATA[56]	T01
NC NC	N01	DATA[50]	P02	DATA[53]	R02	DATA[58]	T02
DATA[48]	N02	DATA[50]	P03	DATA[57]	R03	DATA[59]	T03
DATA[46] DATA[51]	N03	DATA[52]	P04	DATA[60]	R04	DATA[63]	T04
	N05		P04		R05		T05
V <sub>DDEXT</sub>	N05	V <sub>DDEXT</sub>	P06	V <sub>DDEXT</sub>	R06	V <sub>DDEXT</sub>	T06
V <sub>DDINT</sub>		V <sub>DDINT</sub>		V <sub>DDINT</sub>		V <sub>DDINT</sub>	
GND	N07	GND GND	P07	GND GND	R07	V <sub>DDINT</sub>	T07
GND	N08		P08		R08	V <sub>DDINT</sub>	T08
GND	N09	GND	P09	GND	R09	V <sub>DDINT</sub>	T09
GND	N10	GND	P10	GND	R10	V <sub>DDINT</sub>	T10
GND	N11	GND	P11	GND	R11	V <sub>DDINT</sub>	T11
GND	N12	GND	P12	GND	R12	V <sub>DDINT</sub>	T12
GND	N13	GND	P13	GND	R13	V <sub>DDINT</sub>	T13
GND	N14	GND	P14	GND	R14	V <sub>DDINT</sub>	T14
$I_{\text{DDINT}}$	N15	$V_{DDINT}$	P15	GND	R15	V <sub>DDINT</sub>	T15
/ <sub>DDEXT</sub>	N16	$V_{DDEXT}$	P16	$V_{DDEXT}$	R16	$V_{DDEXT}$	T16
_3DAT[5]	N17	L3DAT[2]	P17	L4DAT[5]	R17	L4DAT[3]	T17
.3DAT[6]	N18	L3DAT[1]	P18	L4DAT[6]	R18	L4ACK	T18
.3DAT[4]	N19	L3DAT[3]	P19	L4DAT[7]	R19	L4CLK	T19
.3CLK	N20	L3ACK	P20	L3DAT[0]	R20	L4DAT[4]	T20
DATA[61]	U01	ADDR[4]	V01	ADDR[5]	W01	ADDR[8]	Y01
DATA[62]	U02	ADDR[6]	V02	ADDR[9]	W02	ADDR[11]	Y02
ADDR[3]	U03	ADDR[7]	V03	ADDR[12]	W03	ADDR[13]	Y03
ADDR[2]	U04	ADDR[10]	V04	ADDR[15]	W04	ADDR[16]	Y04
$V_{\text{DDEXT}}$	U05	ADDR[14]	V05	ADDR[17]	W05	ADDR[19]	Y05
$V_{DDEXT}$	U06	ADDR[18]	V06	ADDR[20]	W06	ADDR[21]	Y06

Table 40. 400-Ball PBGA Pin Assignments (Continued)

(See Footnotes 1 and 2)							
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
V <sub>DDEXT</sub>	U07	ADDR[22]	V07	ADDR[23]	W07	ADDR[24]	Y07
$V_{DDEXT}$	U08	ADDR[25]	V08	ADDR[26]	W08	ADDR[27]	Y08
$V_{\text{DDEXT}}$	U09	ADDR[28]	V09	ADDR[29]	W09	ADDR[30]	Y09
$V_{\text{DDEXT}}$	U10	ID0	V10	ID1	W10	ADDR[31]	Y10
$V_{DDEXT}$	U11	ADDR[1]	V11	ADDR[0]	W11	ID2	Y11
$V_{DDEXT}$	U12	MS1	V12	BMS	W12	BRST	Y12
$V_{DDEXT}$	U13	<del>CS</del>	V13	MS2	W13	MS0	Y13
$V_{DDEXT}$	U14	RDL	V14	CIF	W14	MS3	Y14
$V_{DDEXT}$	U15	DMAR2	V15	RDH	W15	WRH	Y15
$V_{DDEXT}$	U16	L5DAT[0]	V16	DMAG2	W16	WRL	Y16
L5DAT[7]	U17	L5DAT[2]	V17	LBOOT	W17	DMAG1	Y17
L4DAT[0]	U18	L5ACK	V18	L5DAT[1]	W18	DMAR1	Y18
L4DAT[1]	U19	L5DAT[4]	V19	L5DAT[3]	W19	EBOOT	Y19
L4DAT[2]	U20	L5DAT[6]	V20	L5DAT[5]	W20	L5CLK	Y20

 $<sup>^1\</sup>mbox{For ADSP-21160M}$  , Pin Name and function is defined as  $\mbox{V}_{\mbox{\scriptsize DDEXT}}.$  For ADSP-21160N, Pin Name and function is defined as No Connect (NC).

<sup>&</sup>lt;sup>2</sup> For ADSP-21160M, Pin Name and function is defined as GND. For ADSP-21160N, Pin Name and function is defined as No Connect (NC).




Figure 40. ADSP-21160M 400-Ball PBGA Pin Configurations (Bottom View, Summary)




Figure 41. ADSP-21160N 400-Ball PBGA Pin Configurations (Bottom View, Summary)

### **OUTLINE DIMENSIONS**

The ADSP-21160x processors are available in a  $27 \text{ mm} \times 27 \text{ mm}$ , 400-ball PBGA lead-free package.




Figure 42. 400-Ball Plastic Grid Array (PBGA) (B-400) Compliant to JEDEC Standards MS-034-BAL-2 (Dimensions in Millimeters)

#### **SURFACE-MOUNT DESIGN**

The following table is provided as an aide to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
400-Ball Grid Array (PBGA)	Solder Mask Defined (SMD)	0.63 mm diameter	0.76 mm diameter

#### **ORDERING GUIDE**

Model	Notes	Temperature Range	Instruction Rate	On-Chip SRAM	Package Description	Package Option
Model	140163	remperature name	nate	JIVAIVI	r ackage Description	Option
ADSP-21160MKBZ-80	1	0°C to +85°C	80 MHz	4M bits	400-Ball Plastic Ball Grid Array (PBGA)	B-400
ADSP-21160MKB-80		0°C to +85°C	80 MHz	4M bits	400-Ball Plastic Ball Grid Array (PBGA)	B-400
ADSP-21160NCBZ-100	1	-40°C to +100°C	100 MHz	4M bits	400-Ball Plastic Ball Grid Array (PBGA)	B-400
ADSP-21160NCB-100		-40°C to +100°C	100 MHz	4M bits	400-Ball Plastic Ball Grid Array (PBGA)	B-400
ADSP-21160NKBZ-100	1	0°C to +85°C	100 MHz	4M bits	400-Ball Plastic Ball Grid Array (PBGA)	B-400

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

