

# 12-Bit, 170 MHz, Video and Graphics Digitizer with Quad HDMI Receiver

Data Sheet ADV7604

## **FEATURES**

Three 12-bit ADCs

ADC sampling rates up to 170 MHz

12-channel analog input mux

525i/625i component analog input

525p/625p component progressive scan support

720p/1080i/1080p/1250i component HDTV support

Digitizes RGB graphics up to 1600 × 1200 at 60 Hz (UXGA)

VBI data slicer (including teletext)

Simultaneous HDMI and analog video sync processing

Ultralow jitter digital PLL

4:1 multiplexed HDMI receiver

HDMI 1.3a support

36-/30-/24-bit deep color support

Flexible audio interface (DSD, DST,

Dolby® TrueHD, DTS®-HD master audio, and DTS-HD

high resolution audio)

225 MHz HDMI receiver

Repeater support

High-bandwidth digital content protection (HDCP 1.3)

Programmable/adaptive equalizer for cable lengths up to

30 meters

Internal EDID RAM

**EDID** with HDMI cable power support

**CEC** support

#### General

S/PDIF (IEC90658-compatible) digital audio output

Highly flexible output interface

12-bit 4:4:4/8-bit 4:2:2 DDR pixel output interface

**Dual STDI function support standard identification** 

2 any-to-any 3 × 3 color space conversion matrices

2 programmable interrupt request output pins

Advanced sync processing for robust sync extraction of

poor video sources

**AV.Link support** 

#### **APPLICATIONS**

Advanced TV

PDP HDTVs

LCD TVs (HDTV ready)

LCD/DLP® rear projection HDTVs

**CRT HDTVs** 

**LCoS™ HDTVs** 



Rev. D

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infiningements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Tiademarks and registered trademarks are the property of their respective owners.

AVR video receivers LCD/DLP front projectors HDTV STBs with PVR CRT HDTVs

DVD recorders with progressive scan input support

#### **GENERAL DESCRIPTION**

The ADV7604 is a high quality, single chip, multiformat video decoder, graphics digitizer with an integrated 4:1 multiplexed High-Definition Multimedia Interface (HDMI\*) receiver.

The ADV7604 contains one main component processor (CP) that processes YPrPb and RGB component formats, including RGB graphics. The CP also processes the video signals from the HDMI receiver. The ADV7604 can operate in quad HDMI and analog input mode, thus providing simultaneous HDMI and analog video sync processing. This allows for fast switching between HDMI and the ADCs.

The ADV7604 supports the decoding of a component RGB/YPrPb video signal into a digital YCrCb or RGB pixel output stream. The support for component video includes 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, and 1250i standards as well as many other HD and SMPTE standards.

Graphics digitization is also supported by the ADV7604. The ADV7604 is capable of digitizing RGB graphics signals from VGA to UXGA rates and converting them into a digital RGB or YCrCb pixel output stream.

The ADV7604 incorporates a quad input HDMI-compatible receiver that supports all HDTV formats up to 1080p and display resolutions up to UXGA ( $1600 \times 1200$  at 60 Hz). The reception of encrypted video is possible with the inclusion of HDCP. The HDMI receiver also includes programmable/adaptive equalization that ensures robust operation of the interface with cable lengths up to 30 meters. The HDMI receiver has advanced audio functionality, such as a mute controller that prevents audible extraneous noise in the audio output.

Fabricated in an advanced CMOS process, the ADV7604 is provided in a space-saving, 260-ball 15 mm  $\times$  15 mm BGA surface-mount, RoHS-compliant package and is specified over the  $-40^{\circ}$ C to  $+70^{\circ}$ C temperature range.

# **ADV7604\* Product Page Quick Links**

Last Content Update: 11/01/2016

# Comparable Parts

View a parametric search of comparable parts

# Evaluation Kits <a> □</a>

• ADV7604 Evaluation and Video Input Boards

# Documentation <a>□</a>

## **Application Notes**

 AN-1050: A Method for Compressing I<sup>2</sup>C Scripts for the ADV74xx/ADV75xx/ADV76xx/ADV78xx

#### **Data Sheet**

 ADV7604: 12-Bit, 170 MHz, Video and Graphics Digitizer with Quad HDMI Receiver Data Sheet

# Reference Materials -

### Informational

• Advantiv<sup>TM</sup> Advanced TV Solutions

### **Technical Articles**

• Designing HDTVs with CEC to Energy Star 3.0

# Design Resources -

- ADV7604 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

# Discussions <a>□</a>

View all ADV7604 EngineerZone Discussions

# 

Visit the product page to see pricing options

# Technical Support -

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# **TABLE OF CONTENTS**


| Features   | 1 |
|--|---|
| Applications                                     |   |
| General Description                              |   |
| Revision History                                 | 2 |
| Functional Block Diagram                         | 3 |
| Specifications                                   | 4 |
| Analog, Digital, HDMI, and AC Specifications     | 4 |
| Video Specifications                             | 5 |
| Data and I <sup>2</sup> C Timing Characteristics | 5 |
| Power Specifications                             | 8 |
| Timing Diagrams                                  | 6 |
| Absolute Maximum Ratings                         | 9 |
| Package Thermal Performance                      | 9 |

| ESD Caution                                 | 9  |
|---|----|
| Pin Configuration and Function Descriptions | 10 |
| Functional Overview                         | 17 |
| Analog Front End                            | 17 |
| HDMI Reœiver                                | 17 |
| Component Processor (CP)                    | 17 |
| CP Pixel Data Output Modes                  | 17 |
| RGB Graphics Processing                     | 18 |
| Enhanced Standard Definition Processor      | 18 |
| I <sup>2</sup> C Interface                  | 18 |
| Other Features                              | 18 |
| Outline Dimensions                          | 19 |
| Ordering Guide                              | 19 |

## **REVISION HISTORY**

9/13—Revision D: Initial Version

# **FUNCTIONAL BLOCK DIAGRAM**



# **SPECIFICATIONS**

 $AVDD = 1.8 \ V \pm 5\%, DVDD = 1.8 \ V \pm 5\%, DVDDIO = 3.3 \ V \pm 5\%, PVDD = 1.8 \ V \pm 5\%, TVDD = 3.3 \ V \pm 5\%, CVDD = 1.8 \ V \pm 5\%, TVDD = 3.3 \ V \pm 5\%, CVDD = 1.8 \ V \pm 5\%, TVDD = 1.8 \ V \pm 5\%, TVDD$ 

# ANALOG, DIGITAL, HDMI, AND AC SPECIFICATIONS

Table 1.

| Parameter   | Test Conditions/Comments    | Min                            | Тур         | Max                              | Unit             |
|---|-----------------------------|--------------------------------|-------------|----------------------------------|------------------|
| ANALOG  |                             |                                |             |                                  |                  |
| Clamp Circuitry   |                             |                                |             |                                  |                  |
| External Clamp Capacitor  |                             |                                | 100         |                                  | nF               |
| Input Impedance   | Clamps switched off         |                                | 10          |                                  | МΩ               |
| ADC Midscale (CML)  |                             |                                | 0.89        |                                  | V                |
| ADC Full-Scale Level  |                             |                                | CML + 0.550 |                                  | V                |
| ADC Zero-Scale Level  |                             |                                | CML - 0.550 |                                  | V                |
| ADC Dynamic Range   |                             |                                | 1.1         |                                  | V                |
| Clamp Level (When Locked)   | Component input (Y signal)  |                                | CML – 0.130 |                                  | V                |
|   | Component input (Pr signal) |                                | CML         |                                  | V                |
|   | Component input (Pb signal) |                                | CML         |                                  | V                |
|   | PC RGB input (R, G, B)      |                                | CML – 0.130 |                                  | V                |
| DIGITAL INPUTS  |                             |                                |             |                                  |                  |
| Input High Voltage (V <sub>IH</sub> )   |                             | 2                              |             |                                  | V                |
| Input Low Voltage (V <sub>IL</sub> )  |                             |                                |             | 8.0                              | V                |
| Input Current (I <sub>IN</sub> )  | RESET pin                   | -60                            |             | +60                              | μΑ               |
|   | Other digital inputs        | -10                            |             | +10                              | μΑ               |
| Input Capacitance (C <sub>IN</sub> )  |                             |                                |             | 10                               | рF               |
| DIGITAL INPUTS (5 V TOLERANT) <sup>1</sup>  |                             |                                |             |                                  |                  |
| Input High Voltage (V₁н)  |                             | 2.6                            |             |                                  | V                |
| Input Low Voltage (V <sub>IL</sub> )  |                             |                                |             | 0.8                              | V                |
| Input Current (I <sub>IN</sub> )  | SHARED_EDID pin             | -150                           |             | +60                              | μΑ               |
|   | Other 5 V digital inputs    | -82                            |             | +82                              | μΑ               |
| DIGITAL OUTPUTS   |                             |                                |             |                                  |                  |
| Output High Voltage (V <sub>OH</sub> )  |                             | 2.4                            |             |                                  | V                |
| Output Low Voltage (V <sub>OL</sub> )   |                             |                                |             | 0.4                              | V                |
| High Impedance Leakage Current (ILEAK)  |                             |                                | 10          |                                  | μΑ               |
| Output Capacitance (C <sub>OUT</sub> )  |                             |                                |             | 20                               | pF               |
| HDMI  |                             |                                |             |                                  |                  |
| TMDS Differential Pin Capacitance   |                             |                                | 0.3         |                                  | pF               |
| AC SPECIFICATIONS   |                             |                                |             |                                  |                  |
| Intrapair (+ to –) Differential Input Skew for TMDS<br>Clock Rates up to 222.75 MHz |                             | 0.4 T <sub>BIT</sub>           |             |                                  | ps               |
| Intrapair (+ to –) Differential Input Skew for TMDS<br>Clock Rates Above 222.75 MHz |                             | 0.15 T <sub>BIT</sub><br>+ 112 |             |                                  | ps               |
| Channel-to-Channel Differential Input Skew  |                             |                                |             | 0.2 t <sub>PIXEL</sub> +<br>1.78 | ns               |
| TMDS Input Clock Range  |                             | 25                             |             | 225                              | MHz              |
| Input Clock Jitter Tolerance  |                             |                                | 0.5         | 0.25 T <sub>BIT</sub>            | T <sub>BIT</sub> |

<sup>&</sup>lt;sup>1</sup> The following pins are 5 V tolerant: HS\_IN1, HS\_IN2, VS\_IN1, VS\_IN2, DDCA\_SCL, DDCA\_SDA, DDCB\_SCL, DDCB\_SDA, DDCC\_SCL, DDCC\_SDA, DDCD\_SCL, DDCD\_SDA, RXA\_5V, RXC\_5V, RXC\_5V, RXD\_5V, SHARED\_EDID, PWRDN, EP\_MISO.

# **VIDEO SPECIFICATIONS**

Table 2.

| Parameter                  | Symbol | Test Conditions/Comments      | Min | Тур          | Max | Unit |
|----------------------------|--------|-------------------------------|-----|--------------|-----|------|
| NOISE SPECIFICATIONS       |        | Measure at 27 MHz LLC         |     |              |     |      |
| SNR Unweighted             |        | Luma ramp                     |     | 60           |     | dB   |
|                            |        | Luma flat field               |     | 60           |     | dB   |
| Analog Front-End Crosstalk |        |                               |     | 60           |     | dB   |
| VIDEO STATIC PERFORMANCE   |        |                               |     |              |     |      |
| Resolution (Each ADC)      | N      |                               |     | 12           |     |      |
| Integral Nonlinearity      | INL    | 27 MHz (at a 12-bit level)    |     | -3.0 to +8.0 |     | LSB  |
|                            |        | 54 MHz (at a 12-bit level)    |     | -3.0 to +8.0 |     | LSB  |
|                            |        | 74.25 MHz (at a 12-bit level) |     | -4.0 to +7.0 |     | LSB  |
|                            |        | 108 MHz (at an 11-bit level)  |     | -3.5 to +8.0 |     | LSB  |
|                            |        | 170 MHz (at a 9-bit level)    |     | -0.7 to +1.5 |     | LSB  |
| Differential Nonlinearity  | DNL    | 27 MHz (at a 12-bit level)    |     | -0.7 to +0.8 |     | LSB  |
|                            |        | 54 MHz (at a 12-bit level)    |     | -0.7 to +0.8 |     | LSB  |
|                            |        | 75 MHz (at a 12-bit level)    |     | -0.7 to +0.8 |     | LSB  |
|                            |        | 108 MHz (at an 11-bit level)  |     | -0.7 to +0.8 |     | LSB  |
|                            |        | 170 MHz (at a 9-bit level)    |     | -0.6 to +0.5 |     | LSB  |

# **DATA AND I<sup>2</sup>C TIMING CHARACTERISTICS**

Table 3.

| Parameter                                 | Symbol                          | Test Conditions/Comments                           | Min        | Тур            | Max       | Unit            |
|---|---------------------------------|--|------------|----------------|-----------|-----------------|
| VIDEO SYSTEM CLOCK AND XTAL               |                                 |  |            |                |           |                 |
| Crystal Nominal Frequency                 |                                 |  |            | 24.576/28.6363 |           | MHz             |
| Crystal Frequency Stability               |                                 |  |            |                | ±100      | ppm             |
| Horizontal Sync Input Frequency           |                                 |  | 10         |                | 110       | kHz             |
| LLC Frequency Range                       |                                 |  | 12.82<br>5 |                | 170       | MHz             |
| External Clock Source <sup>1</sup>        |                                 | External crystal must operate at 1.8 V             |            |                |           |                 |
| Input High Voltage                        | V <sub>IH</sub>                 | Ball H15 (XTALP) driven with external clock source | 1.2        |                |           | V               |
| Input Low Voltage                         | V <sub>IL</sub>                 | Ball H15 (XTALP) driven with external clock source |            |                | 0.4       | V               |
| RESET FEATURE                             |                                 |  |            |                |           |                 |
| Reset Pulse Width                         |                                 |  | 5          |                |           | ms              |
| CLOCK OUTPUTS                             |                                 |  |            |                |           |                 |
| LLC Mark Space Ratio                      | t <sub>9</sub> :t <sub>10</sub> |  | 45:55      |                | 55:4<br>5 | % duty<br>cycle |
| I <sup>2</sup> C PORTS (FAST MODE)        |                                 |  |            |                |           |                 |
| xCL Frequency <sup>2</sup>                |                                 |  |            |                | 400       | kHz             |
| xCL Minimum Pulse Width High <sup>2</sup> | t <sub>1</sub>                  |  | 600        |                |           | ns              |
| xCL Minimum Pulse Width Low <sup>2</sup>  | t <sub>2</sub>                  |  | 1.3        |                |           | μs              |
| Hold Time (Start Condition)               | t <sub>3</sub>                  |  | 600        |                |           | ns              |
| Setup Time (Start Condition)              | t <sub>4</sub>                  |  | 600        |                |           | ns              |
| xDA Setup Time <sup>2</sup>               | t <sub>5</sub>                  |  | 100        |                |           | ns              |
| xCL and xDA Rise Time <sup>2</sup>        | t <sub>6</sub>                  |  |            |                | 300       | ns              |
| xCL and xDA Fall Time <sup>2</sup>        | t <sub>7</sub>                  |  |            |                | 300       | ns              |
| Setup Time (Stop Condition)               | t <sub>8</sub>                  |  | 0.6        |                |           | μs              |

| Parameter                                   | Symbol                           | Test Conditions/Comments                   | Min   | Тур  | Max       | Unit            |
|---|----------------------------------|--|-------|------|-----------|-----------------|
| I <sup>2</sup> C PORTS                      |                                  |  |       |      |           |                 |
| Normal Mode                                 |                                  |  |       |      |           |                 |
| xCL Frequency <sup>2</sup>                  |                                  |  |       |      | 100       | kHz             |
| xCL Minimum Pulse Width High <sup>2</sup>   | t <sub>1</sub>                   |  | 4.0   |      |           | μs              |
| xCL Minimum Pulse Width<br>Low <sup>2</sup> | t <sub>2</sub>                   |  | 4.7   |      |           | μs              |
| Hold Time (Start Condition) <sup>2</sup>    | t <sub>3</sub>                   |  | 4.0   |      |           | μs              |
| Setup Time (Start Condition) <sup>2</sup>   | t <sub>4</sub>                   |  | 4.7   |      |           | μs              |
| xDA Setup Time <sup>2</sup>                 | <b>t</b> <sub>5</sub>            |  | 250   |      |           | ns              |
| xCL and xDA Rise Time <sup>2</sup>          | t <sub>6</sub>                   |  |       |      | 1000      | ns              |
| xCL and xDA Fall Time <sup>2</sup>          | t <sub>7</sub>                   |  |       |      | 300       | ns              |
| Setup Time (Stop Condition)                 | t <sub>8</sub>                   |  | 4.0   |      |           | μs              |
| DATA AND CONTROL OUTPUTS <sup>3</sup>       |                                  |  |       |      |           |                 |
| Data Output Transition Time SDR<br>(CP)     | t <sub>11</sub>                  | End of valid data to negative clock edge   |       | 0.55 |           | ns              |
| Data Output Transition Time SDR<br>(CP)     | t <sub>12</sub>                  | Negative clock edge to start of valid data |       | 1.0  |           | ns              |
| VIDEO I <sup>2</sup> S PORT                 |                                  |  |       |      |           |                 |
| Master Mode                                 |                                  |  |       |      |           |                 |
| SCLK Mark Space Ratio                       | t <sub>13</sub> :t <sub>14</sub> |  | 45:55 |      | 55:4<br>5 | % duty<br>cycle |
| LRCLK Data Transition Time                  | <b>t</b> <sub>15</sub>           | End of valid data to negative SCLK edge    |       |      | 10        | ns              |
| LRCLK Data Transition Time                  | t <sub>16</sub>                  | Negative SCLK edge to start of valid data  |       |      | 10        | ns              |
| I2Sx Data Transition Time⁴                  | t <sub>17</sub>                  | End of valid data to negative SCLK edge    |       |      | 5         | ns              |
| I2Sx Data Transition Time⁴                  | t <sub>18</sub>                  | Negative SCLK edge to start of valid data  | 5     |      |           | ns              |

<sup>&</sup>lt;sup>1</sup> The XTAL\_CTRL bit in AFE Map 0x4C[7:6] = 10b. This configures the XTAL pins for external oscillator operation. A 1.8 V oscillator must be used. <sup>2</sup> The prefix x refers to S, DDCA\_S, DDCB\_S, DDCC\_S, and DDCD\_S. <sup>3</sup> LLC DLL disabled. <sup>4</sup> The suffix x refers to 0, 1, 2, and 3.

## **TIMING DIAGRAMS**




Figure 2. I<sup>2</sup>C Timing




Figure 3. Pixel Port and Control SDR Output Timing




Figure 4. I<sup>2</sup>S Timing

## **POWER SPECIFICATIONS**

Table 4.

| Parameter                                       | Min  | Тур   | Max   | Unit | Test Conditions/Comments  |
|---|------|-------|-------|------|---|
| POWER SUPPLIES                                  |      |       |       |      |   |
| Analog Supply (AVDD)                            | 1.71 | 1.8   | 1.89  | V    |   |
| Digital Core Power Supply (DVDD)                | 1.71 | 1.8   | 1.89  | V    |   |
| Digital I/O Power Supply (DVDDIO)               | 3.14 | 3.3   | 3.46  | V    |   |
| PLL Power Supply (PVDD)                         | 1.71 | 1.8   | 1.89  | V    |   |
| Terminator Power Supply (TVDD)                  | 3.14 | 3.3   | 3.46  | V    |   |
| Comparator Power Supply (CVDD)                  | 1.71 | 1.8   | 1.89  | V    |   |
| CURRENT CONSUMPTION 1, 2, 3, 4                  |      |       |       |      |   |
| Analog Power Supply (I <sub>AVDD</sub> )        |      | 200.0 | 258.3 | mA   | Analog only: RGB sampling at 162 MHz (UXGA)   |
|   |      | 0.1   | 0.1   | mA   | HDMI only: 1080p 12-bit Deep Color with 4-channel PCM                                   |
|   |      | 199.9 | 255.4 | mA   | Simultaneous mode: 1080p 12-bit Deep Color with 4-channel PCM and RGB sampling at 1080p |
|   |      | 0.0   | 0.0   | mA   | Power-Down Mode 0   |
| Comparator Power Supply (I <sub>CVDD</sub> )    |      | 3.6   | 5.6   | mA   | Analog only: RGB sampling at 162 MHz (UXGA)   |
|   |      | 102.9 | 121.9 | mA   | HDMI only: 1080p 12-bit Deep Color with 4-channel PCM                                   |
|   |      | 102.8 | 120.2 | mA   | Simultaneous mode: 1080p 12-bit Deep Color with 4-channel PCM and RGB sampling at 1080p |
|   |      | 3.7   | 4.0   | mA   | Power-Down Mode 0   |
| Digital Core Power Supply (I <sub>DVDD</sub> )  |      | 143.7 | 204.2 | mA   | Analog only: RGB sampling at 162 MHz (UXGA)   |
|   |      | 212.4 | 290.2 | mA   | HDMI only: 1080p 12-bit Deep Color with 4-channel PCM                                   |
|   |      | 239.7 | 303.7 | mA   | Simultaneous mode: 1080p 12-bit Deep Color with 4-channel PCM and RGB sampling at 1080p |
|   |      | 2.3   | 2.5   | mA   | Power-Down Mode 0   |
| Digital I/O Power Supply (I <sub>DVDDIO</sub> ) |      | 54.2  | 131.2 | mA   | Analog only: RGB sampling at 162 MHz (UXGA)   |
|   |      | 29.7  | 167.0 | mA   | HDMI only: 1080p 12-bit Deep Color with 4-channel PCM                                   |
|   |      | 101.8 | 165.8 | mA   | Simultaneous mode: 1080p 12-bit Deep Color with 4-channel PCM and RGB sampling at 1080p |
|   |      | 1.3   | 1.4   | mA   | Power-Down Mode 0   |
| PLL Power Supply (I <sub>PVDD</sub> )           |      | 64.1  | 75.6  | mA   | Analog only: RGB sampling at 162 MHz (UXGA)   |
|   |      | 74.7  | 87.5  | mA   | HDMI only: 1080p 12-bit Deep Color with 4-channel PCM                                   |
|   |      | 75.1  | 88.2  | mA   | Simultaneous mode: 1080p 12-bit Deep Color with 4-channel PCM and RGB sampling at 1080p |
|   |      | 0.2   | 0.22  | mA   | Power-Down Mode 0   |
| Termination Power Supply (I <sub>TVDD</sub> )   |      | 2.5   | 4.8   | mA   | Analog only: RGB sampling at 162 MHz (UXGA)   |
|   |      | 185.3 | 204.5 | mA   | HDMI only: 1080p 12-bit Deep Color with 4-channel PCM                                   |
|   |      | 185.3 | 204.5 | mA   | Simultaneous mode: 1080p 12-bit Deep Color with 4-channel PCM and RGB sampling at 1080p |
|   |      | 1.1   | 1.2   | mA   | Power-Down Mode 0   |

All maximum current values are guaranteed by characterization to assist in power supply design.
 Typical current consumption values are recorded with nominal voltage supply levels and a SMPTEBAR pattern.
 Maximum current consumption values are recorded with maximum rated voltage supply levels and a MOIRE X pattern.
 Termination power supply includes TVDD current consumed off chip.

## **ABSOLUTE MAXIMUM RATINGS**

Table 5.

| Parameter  | Rating                           |
|--|----------------------------------|
| AVDD to GND  | 2.2 V                            |
| DVDD to GND  | 2.2 V                            |
| PVDD to GND  | 2.2 V                            |
| DVDDIO to GND                                      | 4.0 V                            |
| CVDD to GND  | 2.2 V                            |
| TVDD to GND  | 4.0 V                            |
| Digital Inputs Voltage to GND                      | GND – 0.3 V to<br>DVDDIO + 0.3 V |
| 5 V Tolerant Digital Inputs to GND <sup>1</sup>    | 5.3 V                            |
| Digital Output Voltage to GND                      | GND – 0.3 V to<br>DVDDIO + 0.3 V |
| Analog Inputs to GND                               | GND – 0.3 V to<br>AVDD + 0.3 V   |
| XTAL Pins  | -0.3 V to PVDD<br>to 0.3 V       |
| Maximum Junction Temperature (T <sub>J MAX</sub> ) | 125°C                            |
| Storage Temperature                                | 150°C                            |
| Infrared Reflow Soldering (20 sec)                 | 260°C                            |

<sup>&</sup>lt;sup>1</sup> The following inputs are 3.3 V inputs but are 5 V tolerant: HS\_IN1, HS\_IN2, VS\_IN1, VS\_IN2, DDCA\_SCL, DDCA\_SDA, DDCB\_SCL, DDCB\_SDA, DDCC\_SCL, DDCC\_SDA, DDCC\_SCL, DDCD\_SDA, RXA\_5V, RXB\_5V, RXC\_5V, RXD\_5V, SHARED\_EDID, PWRDN, EP\_MISO.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **PACKAGE THERMAL PERFORMANCE**

To reduce power consumption when using the ADV7604, the user is advised to turn off unused sections of the part.

Due to printed circuit board metal variation and, thus, variation in PCB heat conductivity, the value of  $\theta_{JA}$  may differ for various PCBs.

The most efficient measurement solution is obtained using the package surface temperature to estimate the die temperature because this eliminates the variance associated with the  $\theta_{IA}$  value.

The maximum junction temperature ( $T_{JMAX}$ ) of 125°C must not be exceeded. The following equation calculates the junction temperature using the measured package surface temperature and applies only when no heat sink is used on DUT:

$$T_J = T_S + (\Psi_{JT} \times W_{TOTAL})$$

where.

 $T_s$  = the package surface temperature (°C).

 $\Psi_{TT} = 0.3$ °C/W for a 260-ball CSP BGA.

$$\begin{split} W_{TOTAL} = & ((\text{PVDD} \times \text{I}_{\text{PVDD}}) + (0.05 \times \text{TVDD} \times \text{I}_{\text{TVDD}}) + (\text{CVDD} \times \text{I}_{\text{CVDD}}) + (\text{AVDD} \times \text{I}_{\text{AVDD}}) + (\text{DVDD} \times \text{I}_{\text{DVDD}}) + (\text{DVDDIO} \times \text{I}_{\text{DVDDIO}})). \end{split}$$

Note that for  $W_{\text{TOTAL}}$ , 5% of TVDD power is dissipated on the part itself.

## **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

|   | 1      | 2            | 3                          | 4                       | 5            | 6            | 7            | 8                 | 9      | 10     | 11     | 12              | 13           | 14           | 15              | 16              | 17     | 18     |   |
|---|--------|--------------|----------------------------|-------------------------|--------------|--------------|--------------|-------------------|--------|--------|--------|-----------------|--------------|--------------|-----------------|-----------------|--------|--------|---|
| Α | DGND   | RXD_2-       | RXD_1-                     | RXD_0-                  | RXD_C-       | DGND         | RXC_2-       | RXC_1-            | RXC_0- | RXC_C- | TVDD   | RXB_2-          | RXB_1-       | RXB_0-       | RXB_C-          | TVDD            | TVDD   | DGND   | Α |
| В | RXD_5V | RXD_2+       | RXD_1+                     | RXD_0+                  | RXD_C+       | TVDD         | RXC_2+       | RXC_1+            | RXC_0+ | RXC_C+ | TVDD   | RXB_2+          | RXB_1+       | RXB_0+       | RXB_C+          | TVDD            | RXA_2+ | RXA_2- | В |
| С | PWRDN  | TVDD         | TVDD                       | CVDD                    | DGND         | TVDD         | TVDD         | DGND              | DGND   | DGND   | TVDD   | TVDD            | DGND         | DGND         | DGND            | DGND            | RXA_1+ | RXA_1- | С |
| D | RXC_5V | RXB_5V       | RXA_5V                     | DDCD_<br>SDA            | DDCD_<br>SCL | DDCC_<br>SDA | DDCC_<br>SCL | CVDD              | DGND   | RTERM  | CVDD   | DDCB_<br>SDA    | DDCB_<br>SCL | DDCA_<br>SCL | DDCA_<br>SDA    | TVDD            | RXA_0+ | RXA_0- | D |
| E | DE     | CEC          | NC                         | NC                      |              |              |              |                   |        |        |        |                 |              |              | DGND            | DGND            | RXA_C+ | RXA_C- | E |
| F | нѕ     | VS_<br>FIELD | EP_MISO                    | EP_MOSI                 |              |              |              |                   |        |        |        |                 |              |              | DGND            | CVDD            | TVDD   | DGND   | F |
| G | P1     | P0           | EP_CS                      | EP_SCK                  |              |              | DGND         | DGND              | DGND   | DGND   | PVDD   | PVDD            |              |              | NC              | NC              | TEST1  | TEST2  | G |
| н | P3     | P2           | RAW_<br>VSYNC              | RAW_<br>SYNC            |              |              | DGND         | DGND              | DGND   | DGND   | AGND   | AGND            |              |              | XTALP           | AVDD            | REFN   | REFP   | н |
| J | DGND   | DGND         | MCLK<br>OUT                | SPDIF/<br>DSD0A/<br>DST |              |              | DVDD         | DGND              | DGND   | DGND   | AGND   | AGND            |              |              | XTALN           | AVDD            | AGND   | AGND   | J |
| ĸ | P4     | P5           | LRCLK/<br>DSD2B/<br>DST_FF | SCLK/<br>DST_CLK        |              |              | DVDD         | DVDD              | DGND   | DGND   | AGND   | AVDD            |              |              | AVDD            | AVDD            | AIN11  | AIN12  | к |
| L | P6     | P7           | I2S3/<br>DSD2A/<br>HBR3    | I2S2/<br>DSD1B/<br>HBR2 |              |              | DVDD         | DVDD              | DGND   | DGND   | AGND   | AVDD            |              |              | TRI8/VS_<br>IN2 | TRI7/HS_<br>IN2 | SYNC4  | AIN10  | L |
| M | P8     | DGND         | DGND                       | DGND                    |              |              | DVDD         | DVDD              | DGND   | DGND   | AGND   | AVDD            |              |              | TRI5            | TRI6            | AGND   | AGND   | М |
| N | P9     | DVDDIO       | DVDDIO                     | DVDDIO                  |              |              |              |                   |        |        |        |                 |              |              | TRI3            | TRI4            | AIN8   | AIN9   | N |
| P | P10    | P11          | I2S0/<br>DSD0B/<br>HBR0    | I2S1/<br>DSD1A/<br>HBR1 |              |              |              |                   |        |        |        |                 |              |              | AVDD            | AVDD            | SYNC3  | AIN7   | Р |
| R | P12    | P13          | DGND                       | DGND                    | SCL          | DVDDIO       | INT1         | CLAMPIN           | DVDDIO | DGND   | FB_OUT | SHARED_<br>EDID | HS_IN1       | AGND         | Y_MUX_<br>OUT   | TRI2            | AGND   | AGND   | R |
| т | P14    | P15          | DGND                       | DGND                    | P25          | DVDDIO       | SDA          | SYNC_<br>OUT/INT2 | DVDDIO | DGND   | RESET  | AVLINK          | VS_IN1       | AGND         | TRI1            | SYNC2           | AIN5   | AIN6   | т |
| U | P16    | P17          | P19                        | P21                     | P23          | DGND         | P26          | DCLKIN            | P28    | DGND   | P31    | P33             | P35          | AGND         | SYNC1           | AVDD            | AVDD   | AIN4   | U |
| ٧ | DGND   | P18          | P20                        | P22                     | P24          | DGND         | P27          | LLC               | P29    | DGND   | P30    | P32             | P34          | AGND         | AIN1            | AIN2            | AIN3   | AGND   | v |
|   | 1      | 2            | 3                          | 4                       | 5            | 6            | 7            | 8                 | 9      | 10     | 11     | 12              | 13           | 14           | 15              | 16              | 17     | 18     |   |

Figure 5. Pin Configuration

# **Table 6. Pin Function Descriptions**

| Pin No. | Mnemonic | Туре       | Description   |
|---------|----------|------------|---|
| A1      | DGND     | Ground     | Ground.   |
| A2      | RXD_2-   | HDMI input | Digital Input Channel 2 Complement of Port D in the HDMI Interface. |
| A3      | RXD_1-   | HDMI input | Digital Input Channel 1 Complement of Port D in the HDMI Interface. |
| A4      | RXD_0-   | HDMI input | Digital Input Channel 0 Complement of Port D in the HDMI Interface. |
| A5      | RXD_C-   | HDMI input | Digital Input Clock Complement of Port D in the HDMI Interface.     |
| A6      | DGND     | Ground     | Ground.   |
| A7      | RXC_2-   | HDMI input | Digital Input Channel 2 Complement of Port C in the HDMI Interface. |
| A8      | RXC_1-   | HDMI input | Digital Input Channel 1 Complement of Port C in the HDMI Interface. |
| A9      | RXC_0-   | HDMI input | Digital Input Channel 0 Complement of Port C in the HDMI Interface. |
| A10     | RXC_C-   | HDMI input | Digital Input Clock Complement of Port C in the HDMI Interface.     |
| A11     | TVDD     | Power      | Terminator Supply Voltage (3.3 V).                                  |
| A12     | RXB_2-   | HDMI input | Digital Input Channel 2 Complement of Port B in the HDMI Interface. |
| A13     | RXB_1-   | HDMI input | Digital Input Channel 1 Complement of Port D in the HDMI Interface. |
| A14     | RXB_0-   | HDMI input | Digital Input Channel 0 Complement of Port B in the HDMI Interface. |
| A15     | RXB_C-   | HDMI input | Digital Input Clock Complement of Port B in the HDMI Interface.     |

Rev. D | Page 10 of 20

| TVDD  | Pin No. | Mnemonic | Туре                    | Description   |
|---|---------|----------|-------------------------|---|
| TVDD  |         |          |                         | •   |
| AIR   DGMD   Ground   Ground   Ground   Ground   STV Detect Pin for Port D in the HDMI Interface.   |         |          |                         |   |
| B1  |         |          |                         |   |
| B3  |         |          |                         |   |
| B3         RXD_0+         HDMInput         Digital Input Channel 1 True of Port D in the HDMI Interface.           B5         RXD_C+         HDMInput         Digital Input Channel 0 True of Port D in the HDMI Interface.           B6         TVDD         Power         Terminator Supply Voltage (3.3 V).           B7         RXC_2+         HDMI input         Digital Input Channel 2 True of Port C in the HDMI Interface.           B8         RXC_1+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B10         RXC_0+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B11         TVDD         Power         Terminator Supply Voltage (3.3 V).           B12         RXB_2+         HDMI input         Digital Input Channel 2 True of Port B in the HDMI Interface.           B14         RXB_0+         HDMI input         Digital Input Channel 1 True of Port B in the HDMI Interface.           B15         RXB_1+         HDMI input         Digital Input Channel 1 True of Port B in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 True of Port B in the HDMI Interface.           B18         RXA_2-         HDMI input         Digital  |         |          |                         |   |
| B4         RXD_C+         HDMI input         Digital input Channel O True of Port D in the HDMI Interface.           B6         TVDD         Power         Terminator Supply Voltage (3.3 V).           B7         RXC_2+         HDMI input         Digital input Channel 2 True of Port C in the HDMI Interface.           B8         RXC_1+         HDMI input         Digital input Channel 2 True of Port C in the HDMI Interface.           B10         RXC_C+         HDMI input         Digital input Channel 0 True of Port C in the HDMI Interface.           B10         RXC_C+         HDMI input         Digital input Clock True of Port C in the HDMI Interface.           B11         TVDD         Power         Terminator Supply Voltage (3.3 V).           B12         RXB_2+         HDMI input         Digital input Channel 2 True of Port C in the HDMI Interface.           B15         RXB_0+         HDMI input         Digital input Channel 2 True of Port B in the HDMI Interface.           B16         RXB_0+         HDMI input         Digital input Clock True of Port B in the HDMI Interface.           B16         RXB_0-         HDMI input         Digital input Clock True of Port B in the HDMI Interface.           B17         RXA_2-         HDMI input         Digital input Clock True of Port B in the HDMI Interface.           B18         RXA_2-         HDMI input <td></td> <td></td> <td>· ·</td> <td></td>  |         |          | · ·                     |   |
| B5         RXD_C+         HDMI input         Digital Input Clock True of Port D in the HDMI Interface.           B6         TVDD         Power         Terminator Supply Voltage (3.3 V).           B7         RXC_2+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B8         RXC_0+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B10         RXC_C+         HDMI input         Digital Input Channel 0 True of Port C in the HDMI Interface.           B11         TVDD         Power         Terminator Supply Voltage (3.3 V).           B12         RXB_2+         HDMI input         Digital Input Channel 2 True of Port B in the HDMI Interface.           B14         RXB_0+         HDMI input         Digital Input Channel 2 True of Port B in the HDMI Interface.           B16         RXB_C+         HDMI input         Digital Input Channel 2 True of Port B in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RXA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B1         RXA_2-         HDMI input  |         |          | •                       |   |
| B6         TVDD         Power         Terminator Supply Voltage (3.3 V).           B7         RXC_2+         HDMI input         Digital Input Channel 2 True of Port C in the HDMI Interface.           B8         RXC_0+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B10         RXC_C+         HDMI input         Digital Input Channel 0 True of Port C in the HDMI Interface.           B11         TVDD         Power         Terminator Supply Voltage (3.3 V).           B12         RXB_2+         HDMI input         Digital Input Channel 1 True of Port B in the HDMI Interface.           B14         RXB_0+         HDMI input         Digital Input Channel 1 True of Port B in the HDMI Interface.           B15         RXB_C+         HDMI input         Digital Input Channel 0 True of Port B in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RXA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.           C2   |         |          | •                       |   |
| B7         RKC_1+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B8         RKC_0+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B10         RKC_0+         HDMI input         Digital Input Channel 1 True of Port C in the HDMI Interface.           B11         TVDD         Power         Terminator Supply Voltage (3.3 V).           B12         RKB_2+         HDMI input         Digital Input Channel 2 True of Port B in the HDMI Interface.           B14         RKB_0+         HDMI input         Digital Input Channel 0 True of Port B in the HDMI Interface.           B15         RKB_C+         HDMI input         Digital Input Channel 0 True of Port B in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RKA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RKA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RKA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         TVDD         Power         Terminator Supply Voltage (3.3 V).           C2         TVDD         Power  |         |          | •                       |   |
| B8         RXC_0+         HDMI input         Digital input Channel 1 True of Port C in the HDMI interface.           B10         RXC_0+         HDMI input         Digital input Channel 0 True of Port C in the HDMI interface.           B11         TVDD         Power         Terminator Supply Voltage (3.3 V).           B12         RXB_2+         HDMI input         Digital input Channel 2 True of Port B in the HDMI Interface.           B14         RXB_0+         HDMI input         Digital input Channel 1 True of Port B in the HDMI Interface.           B15         RXB_C+         HDMI input         Digital Input Channel 2 True of Port B in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI power between the power Detect. If low, EDID can be powered from 5 V signal of HDMI power between the   |         |          |                         |   |
| BYC_Q+   HDMI input   Digital input Channel 0 True of Port C in the HDMI interface.   |         |          | · ·                     |   |
| B10   RKC_C+   HDMI input   Power   Terminator Supply Voltage (3.3 V).   Reminator Supply Voltage ( |         |          | •                       |   |
| B11         TVDD         Power         Terminator Supply Voltage (33 V).           B12         RXB_2+         HDMI input         Digital Input Channel 1 True of Port B in the HDMI Interface.           B13         RXB_0+         HDMI input         Digital Input Channel 1 True of Port B in the HDMI Interface.           B14         RXB_0+         HDMI input         Digital Input Channel 0 True of Port B in the HDMI Interface.           B15         RXB_C+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (33 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RXA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.           C2         TVDD         Power         Terminator Supply Voltage (33 V).           C3         TVDD         Power         Terminator Supply Voltage (33 V).           C5         DGND         Ground         Ground.           C6         TVDD         Power         Terminator Supply Voltage (33 V).<   |         |          | •                       |   |
| B12RXB_2+HDMI inputDigital Input Channel 2 True of Port B in the HDMI Interface.B13RXB_1+HDMI inputDigital Input Channel 1 True of Port B in the HDMI Interface.B15RXB_C+HDMI inputDigital Input Channel 0 True of Port B in the HDMI Interface.B16TVDDPowerTerminator Supply Voltage (3.3 V).B17RXA_2+HDMI inputDigital Input Channel 2 Complement of Port A in the HDMI Interface.B18RXA_2-HDMI inputDigital Input Channel 2 Complement of Port A in the HDMI Interface.C1PWRDNInputActive Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.C2TVDDPowerTerminator Supply Voltage (3.3 V).C3TVDDPowerComparator Supply Voltage (3.3 V).C4CVDDPowerComparator Supply Voltage (3.3 V).C5DGNDGroundGround.C6TVDDPowerTerminator Supply Voltage (3.3 V).C7TVDDPowerTerminator Supply Voltage (3.3 V).C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGround   |         |          | · ·                     |   |
| B13         RXB_1+         HDMI input         Digital Input Channel 1 True of Port B in the HDMI Interface.           B15         RXB_0+         HDMI input         Digital Input Channel 0 True of Port B in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RXA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If Iow, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.           C2         TVDD         Power         Terminator Supply Voltage (3.3 V).           C3         TVDD         Power         Terminator Supply Voltage (3.3 V).           C4         CVDD         Power         Terminator Supply Voltage (3.3 V).           C5         DGND         Ground         Ground.           C6         TVDD         Power         Terminator Supply Voltage (3.3 V).           C7         TVDD         Power         Terminator Supply Voltage (3.3 V).           C8         DGND         Ground         Ground.           C9         DGND         Ground   |         |          |                         |   |
| B14RXB_O+HDMI inputDigital Input Channel 0 True of Port B in the HDMI Interface.B15RXB_C+HDMI inputDigital Input Clock True of Port B in the HDMI Interface.B16TVDDPowerTerminator Supply Voltage (3.3 V).B17RXA_2+HDMI inputDigital Input Channel 2 Complement of Port A in the HDMI Interface.C1PWRDNInputActive Low System Power Detect. If Iow, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.C2TVDDPowerTerminator Supply Voltage (3.3 V).C3TVDDPowerComparator Supply Voltage (3.3 V).C4CVDDPowerComparator Supply Voltage (3.3 V).C5DGNDGroundGround.C6TVDDPowerTerminator Supply Voltage (3.3 V).C7TVDDPowerTerminator Supply Voltage (3.3 V).C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI inputDigital Input Channel 1 Complement of Port A in the HDM   |         |          | •                       |   |
| B15         RXB_C+         HDMI input         Digital Input Clock True of Port B in the HDMI Interface.           B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           B18         RXA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.           C2         TVDD         Power         Terminator Supply Voltage (3.3 V).           C3         TVDD         Power         Terminator Supply Voltage (3.3 V).           C5         DGND         Ground         Ground.           C6         TVDD         Power         Terminator Supply Voltage (3.3 V).           C7         TVDD         Power         Terminator Supply Voltage (3.3 V).           C8         DGND         Ground         Ground.           C9         DGND         Ground         Ground.           C10         DGND         Ground         Ground.           C11         TVDD         Power         Terminator Supply Voltage (3.3 V).           C12  |         |          |                         |   |
| B16         TVDD         Power         Terminator Supply Voltage (3.3 V).           B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.           C2         TVDD         Power         Terminator Supply Voltage (3.3 V).           C3         TVDD         Power         Comparator Supply Voltage (3.3 V).           C4         CVDD         Power         Comparator Supply Voltage (3.3 V).           C5         DGND         Ground         Ground.           C6         TVDD         Power         Terminator Supply Voltage (3.3 V).           C7         TVDD         Power         Terminator Supply Voltage (3.3 V).           C8         DGND         Ground         Ground.           C9         DGND         Ground         Ground.           C10         DGND         Ground         Ground.           C11         TVDD         Power         Terminator Supply Voltage (3.3 V).           C12         TVDD         Power         Terminator Supply Voltage (3.3 V).           C13         DGND         Ground         Ground. </td <td></td> <td>_</td> <td>· ·</td> <td></td>  |         | _        | · ·                     |   |
| B17         RXA_2+         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.           C2         TVDD         Power         Terminator Supply Voltage (33 V).           C3         TVDD         Power         Terminator Supply Voltage (33 V).           C4         CVDD         Power         Comparator Supply Voltage (33 V).           C5         DGND         Ground         Ground.           C6         TVDD         Power         Terminator Supply Voltage (33 V).           C7         TVDD         Power         Terminator Supply Voltage (33 V).           C8         DGND         Ground         Ground.           C9         DGND         Ground         Ground.           C10         DGND         Ground         Ground.           C11         TVDD         Power         Terminator Supply Voltage (33 V).           C12         TVDD         Power         Terminator Supply Voltage (33 V).           C13         DGND         Ground         Ground.           C14         DGND         Ground         Ground.           C15  |         |          |                         |   |
| B18         RXA_2-         HDMI input         Digital Input Channel 2 Complement of Port A in the HDMI Interface.           C1         PWRDN         Input         Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to actife low, EDID can be powered from 5 V signal of HDMI port when connected to actife low, EDID can be powered from 5 V signal of HDMI port when connected to actife low, EDID can be powered from 5 V signal of HDMI port when connected to actife low, EDID can be powered from 5 V signal of HDMI power bown power (and the HDMI Interface.)           C3         TVDD         Power         Terminator Supply Voltage (33 V).           C4         CVDD         Power         Terminator Supply Voltage (33 V).           C5         DGND         Ground         Ground.           C8         DGND         Ground         Ground.           C9         DGND         Ground         Ground.           C10         DGND         Ground         Ground.           C11         TVDD         Power         Terminator Supply Voltage (3.3 V).           C12         TVDD         Power         Terminator Supply Voltage (3.3 V).           C13         DGND         Ground         Ground.           C14         DGND         Ground         Ground.           C15         DGND         Ground         Ground.  |         |          |                         | ,   |
| C1       PWRDN       Input       Active Low System Power Detect. If low, EDID can be powered from 5 V signal of HDMI port when connected to active equipment.         C2       TVDD       Power       Terminator Supply Voltage (3.3 V).         C3       TVDD       Power       Comparator Supply Voltage (3.3 V).         C4       CVDD       Power       Comparator Supply Voltage (1.8 V).         C5       DGND       Ground       Ground.         C6       TVDD       Power       Terminator Supply Voltage (3.3 V).         C7       TVDD       Power       Terminator Supply Voltage (3.3 V).         C8       DGND       Ground       Ground.         C9       DGND       Ground       Ground.         C10       DGND       Ground       Ground.         C11       TVDD       Power       Terminator Supply Voltage (3.3 V).         C12       TVDD       Power       Terminator Supply Voltage (3.3 V).         C13       DGND       Ground       Ground.         C14       DGND       Ground       Ground.         C15       DGND       Ground       Ground.         C16       DGND       Ground       Ground.         C17       RXA_1+       HDMI input       Digital I   |         |          |                         |   |
| HDMI port when connected to active equipment.  Terminator Supply Voltage (3.3 V).  Terminator Supply Voltage (3.3 V).  C4 CVDD Power Comparator Supply Voltage (3.3 V).  C5 DGND Ground Ground.  C6 TVDD Power Terminator Supply Voltage (3.3 V).  C7 TVDD Power Terminator Supply Voltage (3.3 V).  C8 DGND Ground Ground.  C9 DGND Ground Ground.  C10 DGND Ground Ground.  C11 TVDD Power Terminator Supply Voltage (3.3 V).  C12 TVDD Power Terminator Supply Voltage (3.3 V).  C13 DGND Ground Ground.  C14 DGND Ground Ground.  C15 DGND Ground Ground.  C16 DGND Ground Ground.  C17 RXA_1+ HDMI input Digital Input Channel 1 Complement of Port A in the HDMI interface.  C18 RXA_1- HDMI input Digital Input Channel 1 Complement of Port A in the HDMI interface.  D1 RXC_5V HDMI input 5 V Detect Pin for Port C in the HDMI Interface.  D2 RXB_5V HDMI input 5 V Detect Pin for Port C in the HDMI Interface.  D3 RXA_5V HDMI input 5 V Detect Pin for Port A in the HDMI Interface.  D4 DDCD_SDA HDMI input HDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.  D6 DDCD_SCL HDMI input HDCP Slave Serial Data Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.  D7 DDCC_SCL HDMI input HDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.  D7 DDCC_SCL HDMI input HDCP Slave Serial Data Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.  D8 CVDD Power Comparator Supply Voltage (1.8V).  Ground.  Terminal Resistance. This pin sets internal termination resistance. Use a 500 Ω   |         |          |                         |   |
| C3TVDDPowerTerminator Supply Voltage (3.3 V).C4CVDDPowerComparator Supply Voltage (1.8 V).C5DGNDGroundGround.C6TVDDPowerTerminator Supply Voltage (3.3 V).C7TVDDPowerTerminator Supply Voltage (3.3 V).C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXS_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Clock Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave   | CI      | PWRDN    | Input                   |   |
| C4CVDDPowerComparator Supply Voltage (1.8 V).C5DGNDGroundGround.C6TVDDPowerTerminator Supply Voltage (3.3 V).C7TVDDPowerTerminator Supply Voltage (3.3 V).C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI Interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI i  | C2      | TVDD     | Power                   | Terminator Supply Voltage (3.3 V).  |
| C5DGNDGroundGround.C6TVDDPowerTerminator Supply Voltage (3.3 V).C7TVDDPowerTerminator Supply Voltage (3.3 V).C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI Interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D6DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a  | C3      | TVDD     | Power                   | Terminator Supply Voltage (3.3 V).  |
| C6TVDDPowerTerminator Supply Voltage (3.3 V).C7TVDDPowerTerminator Supply Voltage (3.3 V).C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5V Detect Pin for Port C in the HDMI Interface.D3RXA_5VHDMI input5V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D.DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D7DDCC_SDAHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator   | C4      | CVDD     | Power                   | Comparator Supply Voltage (1.8 V).  |
| C7TVDDPowerTerminator Supply Voltage (3.3 V).C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI Interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround  | C5      | DGND     | Ground                  | Ground.   |
| C8DGNDGroundGround.C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D.DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGroundTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω </td <td>C6</td> <td>TVDD</td> <td>Power</td> <td>Terminator Supply Voltage (3.3 V).</td>   | C6      | TVDD     | Power                   | Terminator Supply Voltage (3.3 V).  |
| C9DGNDGroundGround.C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω <td>C7</td> <td>TVDD</td> <td>Power</td> <td>Terminator Supply Voltage (3.3 V).</td>  | C7      | TVDD     | Power                   | Terminator Supply Voltage (3.3 V).  |
| C10DGNDGroundGround.C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C8      | DGND     | Ground                  | Ground.   |
| C11TVDDPowerTerminator Supply Voltage (3.3 V).C12TVDDPowerTerminator Supply Voltage (3.3 V).C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C9      | DGND     | Ground                  | Ground.   |
| Terminator Supply Voltage (3.3 V).  C13 DGND Ground Ground.  C14 DGND Ground Ground.  C15 DGND Ground Ground.  C16 DGND Ground Ground.  C17 RXA_1+ HDMI input Digital Input Channel 1 Complement of Port A in the HDMI interface.  C18 RXA_1- HDMI input Digital Input Channel 1 Complement of Port A in the HDMI interface.  C18 RXA_1- HDMI input Digital Input Channel 1 Complement of Port A in the HDMI interface.  C19 RXC_5V HDMI input 5 V Detect Pin for Port C in the HDMI Interface.  C20 RXB_5V HDMI input 5 V Detect Pin for Port B in the HDMI Interface.  C31 RXA_5V HDMI input 5 V Detect Pin for Port A in the HDMI Interface.  C4 DDCD_SDA HDMI input HDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.  C5 DDCD_SCL HDMI input HDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.  C6 DDCC_SDA HDMI input HDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.  C6 DDCC_SCL HDMI input HDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.  C7 DDCC_SCL HDMI input HDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.  C8 CVDD Power Comparator Supply Voltage (1.8 V).  C9 DGND Ground Ground.  C17 Terminal Resistance. This pin sets internal termination resistance. Use a 500 Ω   | C10     | DGND     | Ground                  | Ground.   |
| C13DGNDGroundGround.C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D.DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω   | C11     | TVDD     | Power                   | Terminator Supply Voltage (3.3 V).  |
| C14DGNDGroundGround.C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω   | C12     | TVDD     | Power                   | Terminator Supply Voltage (3.3 V).  |
| C15DGNDGroundGround.C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C13     | DGND     | Ground                  | Ground.   |
| C16DGNDGroundGround.C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C14     | DGND     | Ground                  | Ground.   |
| C17RXA_1+HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C15     | DGND     | Ground                  | Ground.   |
| C18RXA_1-HDMI inputDigital Input Channel 1 Complement of Port A in the HDMI interface.D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C16     | DGND     | Ground                  | Ground.   |
| D1RXC_5VHDMI input5 V Detect Pin for Port C in the HDMI Interface.D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C17     | RXA_1+   | HDMIinput               | Digital Input Channel 1 Complement of Port A in the HDMI interface.   |
| D2RXB_5VHDMI input5 V Detect Pin for Port B in the HDMI Interface.D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | C18     | RXA_1-   | HDMIinput               | Digital Input Channel 1 Complement of Port A in the HDMI interface.   |
| D3RXA_5VHDMI input5 V Detect Pin for Port A in the HDMI Interface.D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | D1      | RXC_5V   | HDMI input              | 5 V Detect Pin for Port C in the HDMI Interface.  |
| D4DDCD_SDAHDMI inputHDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | D2      | RXB_5V   | HDMI input              | 5 V Detect Pin for Port B in the HDMI Interface.  |
| D5DDCD_SCLHDMI inputHDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | D3      | RXA_5V   | HDMI input              | 5 V Detect Pin for Port A in the HDMI Interface.  |
| D6DDCC_SDAHDMI inputHDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω   | D4      | DDCD_SDA | HDMI input              | HDCP Slave Serial Data Port D. DDCD_SDA is a 3.3 V input that is 5 V tolerant.  |
| D7DDCC_SCLHDMI inputHDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.D8CVDDPowerComparator Supply Voltage (1.8 V).D9DGNDGroundGround.D10RTERMMiscellaneousTerminal Resistance. This pin sets internal termination resistance. Use a 500 Ω   | D5      | DDCD_SCL | HDMI input              | HDCP Slave Serial Clock Port D. DDCD_SCL is a 3.3 V input that is 5 V tolerant.   |
| D8     CVDD     Power     Comparator Supply Voltage (1.8 V).       D9     DGND     Ground     Ground.       D10     RTERM     Miscellaneous     Terminal Resistance. This pin sets internal termination resistance. Use a 500 Ω   | D6      | DDCC_SDA | HDMI input              | HDCP Slave Serial Data Port C. DDCC_SDA is a 3.3 V input that is 5 V tolerant.  |
| D9       DGND       Ground       Ground.         D10       RTERM       Miscellaneous       Terminal Resistance. This pin sets internal termination resistance. Use a 500 Ω  | D7      | DDCC_SCL | HDMI input              | HDCP Slave Serial Clock Port C. DDCC_SCL is a 3.3 V input that is 5 V tolerant.   |
| D10 RTERM Miscellaneous Terminal Resistance. This pin sets internal termination resistance. Use a $500 \Omega$  | D8      | CVDD     | Power                   | Comparator Supply Voltage (1.8 V).  |
|   | D9      | DGND     | Ground                  | Ground.   |
|   | D10     | RTERM    | Miscellaneous<br>analog | Terminal Resistance. This pin sets internal termination resistance. Use a 500 $\Omega$ resistor between this pin and GND. |

| Pin No. | Mnemonic  | Туре                 | Description  |
|---------|-----------|----------------------|--|
| D11     | CVDD      | Power                | Comparator Supply Voltage (1.8 V).   |
| D12     | DDCB_SDA  | HDMIinput            | HDCP Slave Serial Data Port B. DDCB_SDA is a 3.3 V input that is 5 V tolerant.   |
| D13     | DDCB_SCL  | HDMI input           | HDCP Slave Serial Clock Port B. DDCB_SCL is a 3.3 V input that is 5 V tolerant.  |
| D14     | DDCA_SCL  | HDMI input           | HDCP Slave Serial Clock Port A. DDCA_SCL is a 3.3 V input that is 5 V tolerant.  |
| D15     | DDCA_SDA  | HDMI input           | HDCP Slave Serial Data Port A. DDCA_SDA is a 3.3 V input that is 5 V tolerant.   |
| D16     | TVDD      | Power                | Terminator Supply Voltage (3.3 V).   |
| D17     | RXA_0+    | HDMI input           | Digital Input Channel 0 Complement of Port A in the HDMI Interface.  |
| D18     | RXA_0-    | HDMI input           | Digital Input Channel 0 Complement of Port A in the HDMI Interface.  |
| E1      | DE        | Digital video output | Data Enable. DE is a signal that indicates active pixel data.  |
| E2      | CEC       | Digital I/O          | Consumer Electronic Control Channel.   |
| E3      | NC        | No connect           | Do Not Connect.  |
| E4      | NC        | No connect           | Do Not Connect.  |
| E15     | DGND      | Ground               | Ground.  |
| E16     | DGND      | Ground               | Ground.  |
| E17     | RXA_C+    | HDMI input           | Digital Input Clock Complement of Port A in the HDMI Interface.  |
| E18     | RXA_C-    | HDMI input           | Digital Input Clock Complement of Port A in the HDMI Interface.  |
| F1      | HS        | Digital video output | Horizontal Synchronization Output Signal in the CP and HDMI Processor.   |
| F2      | VS_FIELD  | Digital video output | Vertical Synchronization Output Signal in the CP and HDMI Processor. FIELD is a field synchronization output signal in all interlaced video modes. VS or FIELD can be configured for this pin. |
| F3      | EP_MISO   | Digital input        | SPI Master In/Slave Out for External EDID Interface.   |
| F4      | EP_MOSI   | Digital output       | SPI Master Out/Slave In for External EDID Interface.   |
| F15     | DGND      | Ground               | Ground.  |
| F16     | CVDD      | Power                | Comparator Supply Voltage (1.8 V).   |
| F17     | TVDD      | Power                | Terminator Supply Voltage (3.3 V).   |
| F18     | DGND      | Ground               | Ground.  |
| G1      | P1        | Digital video output | Video Pixel Output Port.   |
| G2      | P0        | Digital video output | Video Pixel Output Port.   |
| G3      | EP_CS     | Digital output       | SPI Chip Select for External EDID Interface.   |
| G4      | EP_SCK    | Digital output       | SPI Clock for External EDID Interface.   |
| G7      | DGND      | Ground               | Ground.  |
| G8      | DGND      | Ground               | Ground.  |
| G9      | DGND      | Ground               | Ground.  |
| G10     | DGND      | Ground               | Ground.  |
| G11     | PVDD      | Power                | PLL Supply Voltage (1.8 V).  |
| G12     | PVDD      | Power                | PLL Supply Voltage (1.8 V).  |
| G15     | NC        | No connect           | Do Not Connect.  |
| G16     | NC        | No connect           | Do Not Connect.  |
| G17     | TEST1     | Test                 | Do Not Connect.  |
| G18     | TEST2     | Test                 | Do Not Connect.  |
| H1      | P3        | Digital video output | Video Pixel Output Port.   |
| H2      | P2        | Digital video output | Video Pixel Output Port.   |
| H3      | RAW_VSYNC | Analog output        | This pin outputs the raw-sliced, embedded CSYNC or raw digital HS/CS.  |
| H4      | RAW_SYNC  | Analog output        | This pin outputs the raw-sliced, embedded CSYNC or raw digital HS/CS.  |
| H7      | DGND      | Ground               | Ground.  |
| H8      | DGND      | Ground               | Ground.  |
| H9      | DGND      | Ground               | Ground.  |
| H10     | DGND      | Ground               | Ground.  |
| H11     | AGND      | Ground               | Ground.  |
| H12     | AGND      | Ground               | Ground.  |

| Pin No. | Mnemonic           | Туре                    | Description  |  |
|---------|--------------------|-------------------------|--|--|
| H15     | XTALP              | Miscellaneous<br>analog | Input pin for the 28.63636 MHz crystal or can be overdriven by an external 1.8 V 28.63636 MHz clock oscillator source to clock the ADV7604. The following crystal frequencies are also supported: 24.576 MHz and 27.00 MHz.  |  |
| H16     | AVDD               | Power                   | Analog Supply Voltage (1.8 V).   |  |
| H17     | REFN               | Miscanalog              | Internal Voltage Reference Output.   |  |
| H18     | REFP               | Miscanalog              | Internal Voltage Reference Output.   |  |
| J1      | DGND               | Ground                  | Ground.  |  |
| J2      | DGND               | Ground                  | Ground.  |  |
| J3      | MCLKOUT            | Digital output          | Audio Master Clock Output.   |  |
| J4      | SPDIF/DSD0A/DST    | Digital output          | Multipurpose Pin. S/PDIF Digital Audio Output.<br>First DSD Data Channel.<br>DST Stream.   |  |
| J7      | DVDD               | Power                   | Digital Supply Voltage (1.8 V).  |  |
| J8      | DGND               | Ground                  | Ground.  |  |
| J9      | DGND               | Ground                  | Ground.  |  |
| J10     | DGND               | Ground                  | Ground.  |  |
| J11     | AGND               | Ground                  | Ground.  |  |
| J12     | AGND               | Ground                  | Ground.  |  |
| J15     | XTALN              | Miscellaneous<br>analog | This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an external 1.8 V 28.63636 MHz clock oscillator source is used to clock the ADV7604. In crystal mode, the crystal must be a fundamental crystal. The following crystal frequencies are also supported: 24.576 MHz and 27.00 MHz. |  |
| J16     | AVDD               | Power                   | Analog Supply Voltage (1.8 V).   |  |
| J17     | AGND               | Ground                  | Ground.  |  |
| J18     | AGND               | Ground                  | Ground.  |  |
| K1      | P4                 | Digital video output    | Video Pixel Output Port.   |  |
| K2      | P5                 | Digital video output    | Video Pixel Output Port.   |  |
| K3      | LRCLK/DSD2B/DST_FF | Digital output          | Dual Purpose Pin. Data Output Clock. Left and right audio channels. Sixth DSD Data Channel. DST Frame.   |  |
| K4      | SCLK/DST_CLK       | Digital output          | Dual Purpose Pin. Audio Serial Clock Output.<br>DST Clock.   |  |
| K7      | DVDD               | Power                   | Digital Supply Voltage (1.8 V).  |  |
| K8      | DVDD               | Power                   | Digital Supply Voltage (1.8 V).  |  |
| K9      | DGND               | Ground                  | Ground.  |  |
| K10     | DGND               | Ground                  | Ground.  |  |
| K11     | AGND               | Ground                  | Ground.  |  |
| K12     | AVDD               | Power                   | Analog Supply Voltage (1.8 V).   |  |
| K15     | AVDD               | Power                   | Analog Supply Voltage (1.8 V).   |  |
| K16     | AVDD               | Power                   | Analog Supply Voltage (1.8 V).   |  |
| K17     | AIN11              | Analog video input      | Analog Video Input Channel.  |  |
| K18     | AIN12              | Analog video input      | Analog Video Input Channel.  |  |
| L1      | P6                 | Digital video output    | Video Pixel Output Port.   |  |
| L2      | P7                 | Digital video output    | Video Pixel Output Port.   |  |
| L3      | I2S3/DSD2A/HBR3    | Digital output          | Multipurpose Pin. I <sup>2</sup> S Audio (Channel 7 and Channel 8).<br>Fifth DSD Data Channel.<br>Fourth Block of HBR Stream.  |  |
| L4      | I2S2/DSD1B/HBR2    | Digital output          | Multipurpose Pin. I <sup>2</sup> S Audio (Channel 5 and Channel 6).<br>Fourth DSD Data Channel.<br>Third Block of HBR Stream.  |  |
| L7      | DVDD               | Power                   | Digital Supply Voltage (1.8 V).  |  |
| L8      | DVDD               | Power                   | Digital Supply Voltage (1.8 V).  |  |
| L9      | DGND               | Ground                  | Ground.  |  |
| L10     | DGND               | Ground                  | Ground.  |  |

| Pin No. | Mnemonic        | Туре                 | Description  |  |  |
|---------|-----------------|----------------------|--|--|--|
| L11     | AGND            | Ground               | Ground.  |  |  |
| L12     | AVDD            | Power                | Analog Supply Voltage (1.8 V).   |  |  |
| L15     | TRI8/VS_IN2     | Analog input         | Dual Purpose Pin. Trilevel/bilevel input on the SCART or D-terminal connector. Results are available via I <sup>2</sup> C. This signal can be buffered and output to the FB_OUT pin. VS on Graphics Port 2. The VS input signal is used in CP mode for 5-wire timing mode. VS_IN2 is a 3.3 V input that is 5 V tolerant.   |  |  |
| L16     | TRI7/HS_IN2     | Analog input         | Dual Purpose Pin. Trilevel/bilevel input on the SCART or D-terminal connector.  Results are available via I <sup>2</sup> C. This signal can be buffered and output to the FB_OUT pin.  HS on Graphics Port 2. The HS input signal is used in CP mode for 5-wire timing mode. HS_IN2 is a 3.3 V input that is 5 V tolerant. |  |  |
| L17     | SYNC4           | Analog input         | Synchronization on green or luma input (SOG/SOY). Used in embedded synchronization mode. User configurable.  |  |  |
| L18     | AIN10           | Analog video input   | Analog Video Input Channel.  |  |  |
| M1      | P8              | Digital video output | Video Pixel Output Port.   |  |  |
| M2      | DGND            | Ground               | Ground.  |  |  |
| M3      | DGND            | Ground               | Ground.  |  |  |
| M4      | DGND            | Ground               | Ground.  |  |  |
| M7      | DVDD            | Power                | Digital Supply Voltage (1.8 V).  |  |  |
| M8      | DVDD            | Power                | Digital Supply Voltage (1.8 V).  |  |  |
| M9      | DGND            | Ground               | Ground.  |  |  |
| M10     | DGND            | Ground               | Ground.  |  |  |
| M11     | AGND            | Ground               | Ground.  |  |  |
| M12     | AVDD            | Power                | Analog Supply Voltage (1.8 V).   |  |  |
| M15     | TRI5            | Analog input         | Trilevel/bilevel input on the SCART or D-terminal connector. Results are available via I <sup>2</sup> C. This signal can be buffered and output to the FB_OUT pin.   |  |  |
| M16     | TRI6            | Analog input         | Trilevel/bilevel input on the SCART or D-terminal connector. Results are available via I <sup>2</sup> C. This signal can be buffered and output to the FB_OUT pin.   |  |  |
| M17     | AGND            | Ground               | Ground.  |  |  |
| M18     | AGND            | Ground               | Ground.  |  |  |
| N1      | P9              | Digital video output | Video Pixel Output Port.   |  |  |
| N2      | DVDDIO          | Power                | Digital I/O Supply Voltage (3.3 V).  |  |  |
| N3      | DVDDIO          | Power                | Digital I/O Supply Voltage (3.3 V).  |  |  |
| N4      | DVDDIO          | Power                | Digital I/O Supply Voltage (3.3 V).  |  |  |
| N15     | TRI3            | Analog input         | Trilevel/bilevel input on the SCART or D-terminal connector. Results are available via I <sup>2</sup> C. This signal can be buffered and output to the FB_OUT pin.   |  |  |
| N16     | TRI4            | Analog input         | Trilevel/bilevel input on the SCART or D-terminal connector. Results are available via I <sup>2</sup> C. This signal can be buffered and output to the FB_OUT pin.   |  |  |
| N17     | AIN8            | Analog video input   | Analog Video Input Channel.  |  |  |
| N18     | AIN9            | Analog video input   | Analog Video Input Channel.  |  |  |
| P1      | P10             | Digital video output | Video Pixel Output Port.   |  |  |
| P2      | P11             | Digital video output | Video Pixel Output Port.   |  |  |
| P3      | I2SO/DSD0B/HBR0 | Digital output       | I <sup>2</sup> S Audio (Channel 1 and Channel 2).<br>Second DSD Data Channel.<br>First Block of HBR Stream.  |  |  |
| P4      | I2S1/DSD1A/HBR1 | Digital output       | l <sup>2</sup> S Audio (Channel 3 and Channel 4).<br>Third DSD Data Channel.<br>Second Block of HBR Stream.  |  |  |
| P15     | AVDD            | Power                | Analog Supply Voltage (1.8 V).   |  |  |
| P16     | AVDD            | Power                | Analog Supply Voltage (1.8 V).   |  |  |
| P17     | SYNC3           | Analog input         | Synchronization on green or luma input (SOG/SOY). Used in embedded synchronization mode. User configurable.  |  |  |
| P18     | AIN7            | Analog video input   | Analog Video Input Channel.  |  |  |

| Pin No. | Mnemonic      | Туре                 | Description   |  |  |
|---------|---------------|----------------------|---|--|--|
| R1      | P12           | Digital video output | Video Pixel Output Port.  |  |  |
| R2      | P13           | Digital video output | Video Pixel Output Port.  |  |  |
| R3      | DGND          | Ground               | Ground.   |  |  |
| R4      | DGND          | Ground               | Ground.   |  |  |
| R5      | SCL           | Digital I/O          | $\mbox{$\rm I$}^2\mbox{$\rm C$}$ Port Serial Clock Input. Maximum clock rate of 400 kHz. SCL is the clock line for the control port.  |  |  |
| R6      | DVDDIO        | Power                | Digital I/O Supply Voltage (3.3 V).   |  |  |
| R7      | INT1          | Digital output       | Interrupt Pin 1. This pin can be active low or active high. When status bits change, this pin is triggered. The events that trigger an interrupt are under user control.  |  |  |
| R8      | CLAMPIN       | External clamp       | External Clamp Signal. This is an optional mode of operation for the ADV7604.   |  |  |
| R9      | DVDDIO        | Power                | Digital I/O Supply Voltage (3.3 V).   |  |  |
| R10     | DGND          | Ground               | Ground.   |  |  |
| R11     | FB_OUT        | Misc digital         | FB Output. This is the muxed fast blank output from TRI1 to TRI8 (programmable).  |  |  |
| R12     | SHARED_EDID   | Digital input        | EDID Flag. When high, all four HDMI ports share common EDID. When low, Port D does not share common EDID; Port D operates with a separate EDID.   |  |  |
| R13     | HS_IN1        | Analog input         | HS on Graphics Port 1. HS input signal is used in CP mode for 5-wire timing mode. HS_IN1 is a 3.3 V input that is 5 V tolerant.   |  |  |
| R14     | AGND          | Ground               | Ground.   |  |  |
| R15     | Y_MUX_OUT     | Analog output        | Buffered Output of the Y Channel.   |  |  |
| R16     | TRI2          | Analog input         | Trilevel/bilevel input on the SCART or D-terminal connector. Results are available via $I^2C$ . This signal can be buffered and output to the FB_OUT pin.   |  |  |
| R17     | AGND          | Ground               | Ground.   |  |  |
| R18     | AGND          | Ground               | Ground.   |  |  |
| T1      | P14           | Digital video output | Video Pixel Output Port.  |  |  |
| T2      | P15           | Digital video output | Video Pixel Output Port.  |  |  |
| T3      | DGND          | Ground               | Ground.   |  |  |
| T4      | DGND          | Ground               | Ground.   |  |  |
| T5      | P25           | Digital video output | Video Pixel Output Port.  |  |  |
| T6      | DVDDIO        | Power                | Digital I/O Supply Voltage (3.3 V).   |  |  |
| T7      | SDA           | Digital I/O          | I <sup>2</sup> C Port Serial Data Input/Output Pin. SDA is the data line for the control port.  |  |  |
| T8      | SYNC_OUT/INT2 | Digital output       | Dual Purpose Pin. Sliced Synchronization Output For the CP Core.<br>Interrupt Pin 2. This pin can be active low or active high. When status bits change,<br>this pin is triggered. The events that trigger an interrupt are under user control. |  |  |
| T9      | DVDDIO        | Power                | Digital I/O Supply Voltage (3.3 V).   |  |  |
| T10     | DGND          | Ground               | Ground.   |  |  |
| T11     | RESET         | Digital input        | Chip Reset. Active low. Minimum low time for a reset to take place is 5 ms.   |  |  |
| T12     | AVLINK        | Digital I/O          | Digital SCART Control Channel.  |  |  |
| T13     | VS_IN1        | Analog input         | VS on Graphics Port 1. The VS input signal is used in CP mode for 5-wire timing mode. VS_IN1 is a 3.3 V input that is 5 V tolerant.   |  |  |
| T14     | AGND          | Ground               | Ground.   |  |  |
| T15     | TRI1          | Analog input         | Trilevel/bilevel input on the SCART or D-terminal connector. Results are available via $\mbox{l}^2$ C. This signal can be buffered and output to the FB_OUT pin.  |  |  |
| T16     | SYNC2         | Analog input         | Synchronization on green or luma input (SOG/SOY). Used in embedded synchronization mode. User configurable.   |  |  |
| T17     | AIN5          | Analog video input   | Analog Video Input Channel.   |  |  |
| T18     | AIN6          | Analog video input   | Analog Video Input Channel.   |  |  |
| U1      | P16           | Digital video output | Video Pixel Output Port.  |  |  |
| U2      | P17           | Digital video output | Video Pixel Output Port.  |  |  |
| U3      | P19           | Digital video output | Video Pixel Output Port.  |  |  |
| U4      | P21           | Digital video output | Video Pixel Output Port.  |  |  |
| U5      | P23           | Digital video output | Video Pixel Output Port.  |  |  |
| U6      | DGND          | Ground               | Ground.   |  |  |

| Pin No. | Mnemonic | Туре                     | Description   |  |  |
|---------|----------|--------------------------|---|--|--|
| U7      | P26      | Digital video output     | Video Pixel Output Port.  |  |  |
| U8      | DCLKIN   | External clock and clamp | External Clock for ADC Sampling. This is an optional mode of operation for the ADV 7604.                    |  |  |
| U9      | P28      | Digital video output     | Video Pixel Output Port.  |  |  |
| U10     | DGND     | Ground                   | Ground.   |  |  |
| U11     | P31      | Digital video output     | Video Pixel Output Port.  |  |  |
| U12     | P33      | Digital video output     | Video Pixel Output Port.  |  |  |
| U13     | P35      | Digital video output     | Video Pixel Output Port.  |  |  |
| U14     | AGND     | Ground                   | Ground.   |  |  |
| U15     | SYNC1    | Analog input             | Synchronization on green or luma input (SOG/SOY). Used in embedded synchronization mode. User configurable. |  |  |
| U16     | AVDD     | Power                    | Analog Supply Voltage (1.8 V).  |  |  |
| U17     | AVDD     | Power                    | Analog Supply Voltage (1.8 V).  |  |  |
| U18     | AIN4     | Analog video input       | Analog Video Input Channel.   |  |  |
| V1      | DGND     | Ground                   | Ground.   |  |  |
| V2      | P18      | Digital video output     | Video Pixel Output Port.  |  |  |
| V3      | P20      | Digital video output     | Video Pixel Output Port.  |  |  |
| V4      | P22      | Digital video output     | Video Pixel Output Port.  |  |  |
| V5      | P24      | Digital video output     | Video Pixel Output Port.  |  |  |
| V6      | DGND     | Ground                   | Ground.   |  |  |
| V7      | P27      | Digital video output     | Video Pixel Output Port.  |  |  |
| V8      | LLC      | Digital video output     | Line Locked Output Clock for the Pixel data. Range is 13.5 MHz to 170 MHz.                                  |  |  |
| V9      | P29      | Digital video output     | Video Pixel Output Port.  |  |  |
| V10     | DGND     | Ground                   | Ground.   |  |  |
| V11     | P30      | Digital video output     | Video Pixel Output Port.  |  |  |
| V12     | P32      | Digital video output     | Video Pixel Output Port.  |  |  |
| V13     | P34      | Digital video output     | Video Pixel Output Port.  |  |  |
| V14     | AGND     | Ground                   | Ground.   |  |  |
| V15     | AIN1     | Analog video input       | Analog Video Input Channel.   |  |  |
| V16     | AIN2     | Analog video input       | Analog Video Input Channel.   |  |  |
| V17     | AIN3     | Analog video input       | Analog Video Input Channel.   |  |  |
| V18     | AGND     | Ground                   | Ground.   |  |  |

# THEORY OF OPERATION ANALOG FRONTEND

The ADV7604 analog front end comprises three 170 MHz, 12-bit ADCs that digitize the analog video signal before applying it to the CP, enabling true 12-bit video decoding. The analog front end uses differential channels to each ADC to ensure high performance in a mixed-signal application.

The front end also includes a 12-channel input mux that enables multiple video signals to be applied to the ADV7604 without the requirement of an external mux.

Three voltage clamp control loops ensure that any dc offsets are removed from the video signal. The voltage clamps are positioned in front of each ADC to ensure that the video signal remains within the range of the converter. Fine clamping of the video signals is performed downstream by digital fine clamping in the CP.

For component 525i, 625i, 525p, and 625p sources,  $2\times$  oversampling is performed. All other video standards are  $1\times$  oversampled. Oversampling the video signals reduces the cost and complexity of external antialiasing filters with the benefit of an increased signal-to-noise ratio (SNR).

#### **HDMI RECEIVER**

The HDMI receiver on the ADV7604 incorporates active equalization of the HDMI data signals. This equalization compensates for the high frequency losses inherent in HDMI and DVI cabling, especially at longer lengths and higher frequencies. The equalization is programmable. It is capable of equalizing for cable lengths up to 30 meters to achieve robust receiver performance at even the highest HDMI data rates. The HDMI receiver supports all HDTV formats up to 1080p and all display resolutions up to UXGA ( $1600 \times 1200$  at 60 Hz). The receiver contains a programmable data island packet interrupt generator.

With the inclusion of HDCP, displays can receive encrypted video content. The HDMI interface of the ADV7604 allows for authentication of a video receiver, decryption of encoded data at the receiver, and renewability of that authentication during transmission as specified by the HDCP  $1.3\,\mathrm{protocol}$ .

The HDMI receiver offers advanced audio functionality. It supports multichannel  $I^2S$  audio for up to eight channels. It also supports a 6-DSD channel interface with each channel carrying an oversampled 1-bit representation of the audio signal as delivered on a super audio CD (SACD). It incorporates a DST interface that outputs audio data decoded from DST audio packets. The ADV7604 can also receive HBR audio packet streams and outputs them through the HBR interface in an SPDIF format

conforming to the IEC 60958 standard. It supports multichannel I<sup>2</sup>S audio for up to eight channels. The receiver also contains an audio mute controller that can detect a variety of conditions that may result in audible extraneous noise in the audio output. On detection of these conditions, the audio data can be ramped to prevent audio clicks or pops.

## COMPONENT PROCESSOR (CP)

The CP section is capable of decoding/digitizing a wide range of component video formats in any color space. Component video standards supported by the CP are 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, 1250i, VGA up to UXGA at 60 Hz, and many other standards.

The CP section of the AD V7604 contains an AGC block. In cases where no embedded synchronization is present, the video gain can be set manually. The AGC section is followed by a digital clamp circuit that ensures that the video signal is clamped to the correct blanking level. Automatic adjustments within the CP include gain (contrast) and offset (brightness); manual adjustment controls are also supported.

A fully programmable any-to-any  $3 \times 3$  color space conversion (CSC) matrix is placed between the analog front end and the CP section. This enables YPrPb-to-RGB and RGB-to-YCrCb conversions. Many other standards of color space can be implemented using the color space converter.

The CP section contains circuitry to enable the detection of Macrovision\* encoded YPrPb signals for 525i, 625i, 525p, and 625p. It is designed to be fully robust when decoding these types of signals.

VBI extraction of CGMS data is performed by the CP section of the ADV7604 for interlaced, progressive, and high definition scanning rates. The data extracted can be read back over the  $\rm I^2C$  interface.

#### **CP PIXEL DATA OUTPUT MODES**

The output section of the CP is highly flexible. It can be configured in an SDR mode with one data packet per clock cycle or in a DDR mode where data is presented on the rising and falling edge of the clock. In SDR mode, a 16-/20-/24-bit 4:2:2 or 24-/30-/36-bit 4:4:4 output is possible. In these modes, the HS, VS/FIELD, and DE/FIELD (where applicable) timing reference signals are provided. In DDR mode, the ADV7604 can be configured in an 8-/10-/12-bit 4:2:2 YCrCb or 12-bit 4:4:4 RGB/YCrCb pixel output interface with corresponding timing signals.

#### **RGB GRAPHICS PROCESSING**

The ADV7604 provides automatic detection of synchronization source and polarity by the SSPD block, standard identification that is enabled by the STDI blocks, optimum pixel sample through a 32-phase DLL, and arbitrary pixel sampling for nonstandard video sources. A data enable (DE) output signal is supplied for direct connection to the HDMI/DVI transmitter IC.

The following additional graphics functions are provided:

- Automatic or manual clamp and gain controls for graphics modes
- Contrast and brightness controls
- A 170 MSPS conversion rate that supports RGB input resolutions up to 1600 × 1200 at 60 Hz (UXGA)
- Color space conversion of RGB to YCrCb and decimation to a 4:2:2 format for video-centric back end IC interfacing

### **ENHANCED STANDARD DEFINITION PROCESSOR**

The ESDP is designed to provide robust synchronization separation capability for component video input modes that are likely to have an unstable time base. These are component signals that have originated from CVBS signals such as noisy/weak RF signals or VCR signals with head switches. The ESDP is available for SD (480i, 576i) and ED (480p, 576p) component video input modes with embedded synchronization because these are most likely to suffer from timing impairments.

The ESDP contains circuitry for identifying characteristics of the input signal, and these are then used within the device to automatically configure it optimally for different inputs. It uses digitally controlled analog clamping to maximize the range of the video signal within the ADC. This effectively compensates for the poor signal quality that may be present on the input.

#### I<sup>2</sup>C INTERFACE

The ADV7604 supports a 2-wire serial (I<sup>2</sup>C-compatible) microprocessor bus driving multiple peripherals. The ADV7604 is controlled by an external I<sup>2</sup>C master device, such as a microcontroller.


## **OTHER FEATURES**

In addition to HS, VS, and FIELD output signals with programmable position, polarity, and width, the ADV7604 provides the following:

- Programmable interrupt request output pins: INT1 and INT2
- Low power consumption: 1.8 V digital core, 1.8 V analog and 3.3 V digital input/output, low power power-down mode, and green PC mode
- Temperature range: -40°C to +70°C
- 15 mm × 15 mm, RoHS-compliant BGA package

For more detailed product information about the ADV7604, contact a local Analog Devices, Inc., sales office.

# **OUTLINE DIMENSIONS**



**ORDERING GUIDE** 

| 0.1521                   |                   |   |                |  |
|--------------------------|-------------------|---|----------------|--|
| Model <sup>1, 2, 3</sup> | Temperature Range | Package Description                                   | Package Option |  |
| ADV7604BBCZ-5            | -40°C to +70°C    | 260-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-260-1       |  |
| ADV7604BBCZ-5P           | -40°C to +70°C    | 260-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-260-1       |  |
| EVAL-ADV7604EB1Z         |                   | ADV7604BBCZ-5 Front End Evaluation Board              |                |  |
| EVAL-ADV7604EB2Z         |                   | ADV7604BBCZ-5P Front End Evaluation Board             |                |  |

(BC-260-1)
Dimensions shown in millimeters

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

<sup>&</sup>lt;sup>2</sup> The ADV7604BBCZ-5 is programmed with internal HDCP keys. Customers must have HDCP adopter status (consult Digital Content Protection LLC for licensing requirements) to purchase any components with internal HDCP keys.

<sup>&</sup>lt;sup>3</sup> The ADV7604BBCZ-5P is not programmed with internal HDCP keys for professional applications. Customers are not required to have HDCP adopter status.

# **NOTES**

 $I^2 C\, refers\, to\, a\, communications\, protocol\, originally\, developed\, by\, Phillips\, Semiconductors\, (now\, NXP\, Semiconductors).$ 

HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.

