

SPECIFICATION FOR LCD MODULE

MODULE NO: AFK320480A0-3.5INTM REVISION NO: V01

Customer's Approval:		
	SIGNATURE	DATE
	GIGINATORE	DAIL
PREPARED BY (RD ENGINEER)		
CHECKED BY		
APPROVED BY		

Records of Revision

DATE	REF.PAGE PARAGRAPH DRAWING No.	REVISED No.	SUMMARY	REMARK
2016-6-17		V01	First Issue	


Contents

1. General Specification.	4
2. Mechanical Drawing	5
3. Block Diagram	6
4. Interface Pin Function.	7
5. Absolute Maximum Ratings	9
6. Electrical Characteristics	10
7. Optical Characteristics	11
8. Timing Characteristics	14
9. Standard Specification for Reliability	19
10. Specification of Quality Assurance	21
11. Handling Precaution	30
12. Packing Method.	30


1. General Specification

Item	Contents	Unit
LCD TYPE	TFT/TRANSMISSIVE	
MODULE SIZE (W*H*T)	54.66*82.94*2.2	MM
ACTIVE SIZE (W*H)	48.96*73.44	MM
PIXEL PITCH (W*H)	0.153*0.153	MM
NUMBER OF DOTS	320*480	
DIVER IC	HX8357D	
INTERFACE TYPE	SPI+18BIT RGB	
TOP POLARIZER TYPE	ANTI-GLARE	
RECOMMEND VIEWING DIRECTION	ALL	O'CLOCK
GRAY SCALE INVERSION DIRECTION		O'CLOCK
COLORS	262K	
BACKLIGHT TYPE	6-DIES WHITE LED	
TOUCH PANEL TYPE	WITHOUT	

2. Mechanical Drawing



3. Block Diagram



4. Interface Pin Function

Pin No.	Symbol	Description
1	GND	Power ground.
2	A	Anode of LED backlight.
3	A	Anode of LED backlight.
4	K	Cathode of LED backlight.
5	K	Cathode of LED backlight.
6	GND	Power ground.
7	GND	Power ground.
8	VCC	Power supply for analog voltage.
9	IOVCC	Power supply for logic voltage.
10	RESET	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied.
11	VSYNC	Vertical synchronizing signal in RGB interface. If this pin is not used, connect it to GND.
12	HSYNC	Horizontal synchronizing signal in RGB interface. If this pin is not used, connect it to GND.
13	GND	Power ground.
14	DOTCLK	Data enable signal in RGB interface. If this pin is not used, connect it to GND.
15	GND	Power ground.
16	DE	A data ENABLE signal in RGB mode. If this pin is not used, connect it to GND.
17~34	DB17~DB0	Data bus.
35	SDO	Serial data output. If SDO_EN=0, SDO is not use. If SDO_EN=1, SDO is serial data output. If not used, please let it open.
36	SDI	Serial data input pin and output pin in serial bus system interface. The data is inputted on the rising edge of the SCL signal. If not used, please let it open.
37	RDX	MPU mode: Serves as a read signal and read data at the low level. If this pin is not used, connect it to IOVCC or GND.
38	WRX/SCL	MPU mode: Serves as a write signal and write data at the low level. SPI mode: it servers as SCL (Serial Clock) If this pin is not used, connect it to IOVCC or GND.
39	D/CX	MPU, SPI-4 line: Data / Command Selection pin. If this pin is not used, connect it to IOVCC or GND.
40	CSX	Chip select signal. Low: chip can be accessed; High: chip cannot be accessed. If this pin is not used, connect it to IOVCC.
41	TE	Tearing effect output. If not used, please open this pin.

42	NC	NO CONNECT
43	NC	NO CONNECT
44	NC	NO CONNECT
45	NC	NO CONNECT

5. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply voltage for analog	VCC	-0.3	4.6	V
Supply voltage for logic	IOVCC	-0.3	4.6	V
Supply current (One LED)	I _{LED}		30	mA
Operating temperature	T _{OP}	-20	+70	°C
Storage temperature	T_{ST}	-30	+80	°C

6. Electrical Characteristics

6.1 Input Power

Item	Symbol	Min	Typ.	Max	Unit	Applicable terminal
Supply Voltage for Analog	VCC	2.5	2.8	3.3	V	
Supply Voltage for Logic	IOVCC	1.65	1.8/2.8	3.3	V	
	$V_{ m IL}$	GND	-	0.3IOVCC		
Input Voltage	V_{IH}	0.8 IOVCC	-	IOVCC	V	
Input leakage Current	I_{LKG}	-1		1	μΑ	

6.2 Backlight Driving Conditions


Idom	Cross had		Value	Unit	Remar		
Item	Symbol	Min.	Тур.	Max.	Unit	k	
Voltage for LED Backlight	V _F	18.0	19.2	20.4	V	I _L =20mA	
Current for LED Backlight	IL		20	30	mA		
Power Consumption	P		0.384		W		
LED Life Time		30,000			Hr	Note	

Note: Brightness to be decreased to 50% of the initial value at ambient temperature TA=25 $^{\circ}$ C

7. Optical Characteristics

ITEM		CVMDOI	CONDITIONS	SPEC	IFICAT	ΓΙΟΝS	IINIT	NOTE
		SYMBOL	CONDITIONS	MIN	TYP.	MAX	UNIT	
Luminance		L	I _L =20mA		350		Cd/m ²	
Contrast 1	Ratio	CR	θ=0°		700			
Dagnanga	Time	Ton	25℃		30		122 G	
Response	Time	Toff	23 C		30		ms	
	Red	XR						
	Red	YR	Viewing normal					
	Green	XG						
CIE Color	Green	YG						
Coordinate	Blue	Хв	angle					
	Diue	YB						
	White	Xw			0.327			
	Wille	Yw			0.354			
	Hor.	$ heta_{\scriptscriptstyle X+}$			80			
Viewing	1101.	$ heta_{\scriptscriptstyle X-}$	CR≥10		80		Degree	
Angle	Ver.	$oldsymbol{ heta_{\scriptscriptstyle Y+}}$	CK=10		80		Degree	
	V C1.	$ heta_{\scriptscriptstyle Y-}$			80			
Uniformity	Un			80			%	


Note 1: Definition of Viewing Angle θx and θy :



Note 2: Definition of contrast ratio CR:

$$CR = \frac{Luminance of white state}{Luminance of black state}$$


Note 3: Definition of Response Time(Tr,Tf)



Note 4: Definition of Luminance


①The Brightness Test Equipment Setup

Field=2° (As measuring "black" image, field=2° is the best testing condition)



The center of the screen

②The Brightness Test Point Setup



8. Timing Characteristics

8.1 MPU interface characteristic




Figure 8.1:MPU interface characteristics

(GND=0V, IOVCC=1.8V, VCI=2.8V, T_A=25°C, Sleep Out states)

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
DCX	t ast	Address setup time	0	¥ 1	ns	_
DCX	1	Address hold time (Write/Read)	10	=	115	25
	tcs	Chip select setup time (Write)	10	-		
CSX	trcs	Chip select setup time (Read register)	45	-	ns	088
COX	trcsfm	Chip select setup time (GRAM)	355	-	115	1 -
<	tcsf	Chip select wait time (Write/Read)	10	-		
	twc	Write cycle (write register)	50	-		
.)	twc	Write cycle (write GRAM@SLPOUT)	47	101 101		
WRX_SCL	twc	Write cycle (write GRAM@SLPIN)	100	-	ns	-
/ (twrh	Control pulse "H" duration	15	=		
	twrl	Control pulse "L" duration	15	-		
*	trc	Read cycle (read register)	160	=		
100-400-0000	trc	Read cycle (GRAM)	450	-		
RDX	t RDH	Control pulse "H" duration	90	=	ns	.=
	t RDL	Control pulse "L" duration(read register)	35	-		
	t RDL	Control pulse "L" duration(GRAM)	345	2		
	tost	Data setup time	10	<u>=</u>		
	t DHT	Data hold time	10	-		For maximum CL=30pF
DB[23:0]	t rat	Read access time(read register)	:=0:	40	ns	For minimum CL=8pF
500 SECURIO - 100 MISS SECURIO DE 100 MISS SEC	t rat	Read access time(GRAM)	100	340		I or minimidiff CL-opi
	todh	Output disable time	20	80		

Table 8.1: MPU interface characteristics

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

8.2 SPI interface characteristics




Figure 8.2: SPI interface characteristics

(GND=0V, IOVCC=1.8V, VCI=2.8V, TA=25°C, Sleep Out states)

Signal	Symbol	Parameter	Min.	Max.	Unit	Description	
	tcss	Chip select setup time (Write)	15				
CSX	tcss	Chip select setup time (Read)	60	=	ns		
COA	t csH	Chip select hold time (Write)	15	-	115	7.0	
	t csH	Chip select hold time (Read)	65				
DCX	t ast	Address setup time	0	=	nc	2042	
	- L	Address hold time (Write/Read)	10	10 - ns			
WRX SCL	twc	Write cycle	66	-			
(Write)	t wrh	Control pulse "H" duration	15	-	ns	-	
(vviite)	twrl	Control pulse "L" duration	15	3			
WRX_SCL	trc	Read cycle	150	2			
(Read)	t RDH	Control pulse "H" duration	60	2	ns	2	
(Iteau)	trol	Control pulse "L" duration	60	-			
SDA 🔷	tos	Data setup time	10		ns		
(Input)	t _D H	Data hold time	10	-	Antonio Contra	For maximum C∟=30pF	
SDA	tacc	Read access time	10	50	ns	For minimum C∟=8pF	
(Output)	t on	Output disable time	15	50	115	l ·	

Table 8.2: SPI interface characteristics

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

8.3 RGB interface characteristics





Figure 8.3: RGB interface characteristics


(GND=0V, IOVCC=1.8V, VCI=2.8V, TA=25°C, Sleep Out states)

Item	Symbol Condition			Spec.		Unit
item	Syllibol	Condition	Min.	Тур.	Max.	Oill
Pixel low pulse width	T _{CLKLT}	(3/10	15 🗸 (J)- U	-	ns
Pixel high pulse width	T _{CLKHT}	~ 4/V	15	<u> </u>	=	ns
Vertical Sync. Set-up time	T_{VSST}		15	▽ -	-	ns
Vertical Sync. Hold time	T _{VSHT}	(I)	15	=	-	ns
Horizontal Sync. Set-up time	T _{HSST}	\bigcirc	15	<u>=</u>	=	ns
Horizontal Sync. Hold time	T _{HSHT}	0) - (//15	3	ŧ	ns
Data Enable set-up time	T _{DEST}	(15	-	-	ns
Data Enable hold time	TDEHT	20	15	-	=	ns
Data set-up time	T _{DST}		15	_	=	ns
Data hold time	T _{DHT}	\wedge (O)	15	-	-	ns
Phase difference of sync signal falling edge			0	-	320	Dotclk

Table 8.3: RGB interface characteristics

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.





Specification Item Symbol Condition Unit Min. Max. Тур. Vertical Timing Vertical cycle period T_{VP} 486 HS Vertical low pulse width Tvs 2 HS 2 Vertical front porch HS T_{VFP} Vertical back porch HS T_{VBP} T_{VBL} Vertical blanking period $T_{VS} + T_{VBP} + T_{VFP}$ 6 HS HS Vertical active area 480 HS TVDISP _ _ HS Vertical refresh rate T_{VRR} Frame rate 50 60 70 Hz Horizontal Timing T_{HP} Horizontal cycle period 335 DOTCLK Horizontal low pulse width T_{HS} DOTCLK 5 Horizontal front porch THEP DOTCLK Horizontal back porch 5 DOTCLK T_{HBP} T_{HBL} DOTCLK Horizontal blanking period 15 T_{HS} +T_{HBP} + T_{HFP} Horizontal active area THDISP 320 DOTCLK Pixel clock cycle 9 MHz

Table 8.4: RGB interface characteristics-2

Note: (1) IOVCC=1.65 to 3.3V, VCI=2.3 to 3.3V, VSSA=VSSD=0V, Ta=-30 to 70° C (to +85 $^{\circ}$ C no damage)

(2) Data lines can be set to "High" or "Low" during blanking time – Don't care.

(3) HP is multiples of PCLK.

TVRR=60Hz

8.4 Reset input timing




Figure 8.5: Reset input timing


Symbol	Parameter	Related	Spec.			Note	Unit
Syllibol	Faranietei	Pins	Min.	Тур.	Max.	Note	Oilit
tRESW	Reset low pulse width ⁽¹⁾	NRESET	10		-11	·	μs
+DEQT	Reset complete time ⁽²⁾	-	5	<	3	When reset applied during SLPIN mode	ms
tREST		141	120	(0)	> -	When reset applied during SLPOUT mode	ms

Table 8.5: Reset input timing

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the following table.

NRESET Pulse	Action
Shorter than 5 µs	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which Maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for H/W reset.
- (3) During Reset Complete Time, ID and VCOM value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown as below:



01. It is necessary to wait 5msec after releasing NRESET before sending commands. Also Sleep Out command cannot be sent for 120msec.

9. Standard Specification for Reliability

9.1 Standard Specification for Reliability of LCD Module

No.	Item	Description
01	High temperature operation	The sample should be allowed to stand at 70°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
02	Low temperature operation	The sample should be allowed to stand at -20°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
03	High temperature storage	The sample should be allowed to stand at 80°C for 240 hours under no-load condition, and then returning it to normal temperature condition, and allowing it stand for 2 hours.
04	Low temperature storage	The sample should be allowed to stand at -30°C for 240 hours under no-load condition, then returning it to normal temperature condition, and allowing it stand for 2 hours.
05	Moisture storage	The sample should be allowed to stand at 60°C,90%RH MAX for 240 hours under no-load condition, then taking it out and drying it at normal temperature for 2 hours.
06	Thermal shock storage	The sample should be allowed to stand the following 10 cycles: -30°C for 30 minutes → normal temperature for 5 minutes → +80°C for 30 minutes → normal temperature for 5 minutes, as one cycle.
07	Packing vibration	Frequency range: 10Hz ~ 55Hz Amplitude of vibration: 1.5mm Sweep time: 12 min X,Y,Z 2 hours for each direction.
08	Packing drop test	According to ASTM-D-5327.
00	Electrical	Air: $\pm 4KV 150 pF/330\Omega 5$ times
09	Static Discharge	Contact: $\pm 2KV \ 150pF/330\Omega \ 5$ time

^{*}Sample size for each test item is 3~5pcs

9.2 Testing Conditions and Inspection Criteria

For the final test, the testing sample must be stored at room temperature for 24 hours. After the tests listed in Table 9.2, standard specifications for reliability will be executed in order to ensure stability.

No.	Item	Test Model	In section Criteria
01	Current Consumption	Refer To Specification	The current consumption should conform to the product specification.
02	Contrast	Refer To Specification	After the tests have been executed, the contrast must be larger than half of its initial value prior to the tests.
03	Appearance	Visual inspection	Defect free.

9.3 MTBF

Functions, performance, appearance, etc. shall be free from deterioration within 50,000 hours under ordinary operating and stora room temperature (25±5°C), normal humidity (50±10% RH), and exposed to direct sun light.	ge conditions
---	---------------

10. Specification of Quality Assurance

This standard of Quality Assurance confirms to the quality of LCD module products supplied by ODNA.

10.1 Quality Test

Before delivering, the supplier should conduct the following tests to confirm the quality of products.

- Electrical-Optical Characteristics: According to the individual specification to test the product.
- Appearance Characteristics: According to the individual specification to test the product.
- Reliability Characteristics: According to the definition of reliability on the specification for testing products.

10.2 Delivery Test

Before delivering, the supplier should conduct the delivery test.

- Test method: According to MIL-STD105E.General Inspection Level II take a single Time.
- The defects classify of AQL as following:

Major defect: AQL = 0.65 Minor defect: AQL = 2.5 Total defects: AQL = 2.5

10.3 Non-conforming Analysis & Deal With Manners

10.3.1 Non-conforming Analysis

- Purchaser should provide the data detail of non-conforming sample and the non-conforming.
- After receiving the data detail from purchaser, the analysis of non-conforming should be finished within two weeks.
- If the analysis can't be finished on time, supplier must notice purchaser 3 days in advance.

10.3.2 Disposition of non-conforming

- If any product defect be found during assembling, supplier must change the good for every defect after confirmation.
- Both supplier and customer should analyze the reason and discuss the disposition of non-conforming when the reason of nonconforming is not sure.

10.4 Agreement items


Both parties should negotiate together when the following problems happen.

- There is any problem of standard of quality assurance, and both sides should agree that it must be modified.
- There is any argument item which does not record in the standard of quality assurance.
- Any other special problem.


10.5 Standard of The Product Appearance Test

10.5.1 Manner of appearance test

- The test must be under 20W × 2 or 40W fluorescent light, and the distance of view must be at 30±5cm.
- When test the model of transmissive product must add the reflective plate.
- The test direction is base on around 10° of vertical line.
- Temperature: 25±5°C Humidity: 60±10%RH



• Definition of area:



A: Viewing area B: Outside viewing area

10.5.2 Basic principle

- When the standard can not be described, AQL will be applied.
- The sample of the lowest acceptable quality level must be negotiated by both supplier and customer when any dispute happened.

• New item must be added on time when it is necessary.

10.6 Inspection Specification

NO.	Item		Cri	terion		AQL	
01	Electrical Testing	1.2 Missing character, of 1.3 Display malfunction 1.4 No function or no d 1.5 Current consumptio 1.6 LCD viewing angle	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Flicker 				
02	Black or White spots or Bright spots or Color spots on LCD (Display only)	Five spots.	 2.1 White and black or color spots on display ≤ 0.25mm, no more than Five spots. 2.2 Densely spaced: No more than three spots within 3mm. 				
	LCD and Touch Panel black spots, white	3.1 Round type: As follows: $\Phi = (X+Y)/2$ $X \longrightarrow Y$ Y Y * Densely spaced: No		Size(mm) $\Phi \le 0.10$ $0.10 < \Phi \le 0.20$ $0.20 < \Phi \le 0.25$ $0.25 < \Phi \le 0.30$ $0.30 < \Phi$	Acceptable Q'ty Accept no dense 2 2 1 0 spots within 3mm.	2.5	
03	spots, white spots, contaminati on (non – display)	3.2 Line type: (As follo	Length(mm) L≤3.0 L≤2.5	$\begin{array}{c} \text{Midth(mm)} \\ \text{W} \leq 0.02 \\ \\ 0.02 < \text{W} \leq 0.05 \\ \\ 0.03 < \text{W} \leq 0.08 \\ \\ 0.08 < \text{W} \end{array}$	Acceptable Q'ty Accept no dense 2 Rejection o lines within 3mm.	2.5	

NO.	Item	Crit	erion		AQL
	Polarizer	If bubbles are visible, judge using black spot specifications, not easy	Size $\Phi(mm)$ $\Phi \leq 0.20$	Acceptable Q'ty Accept no dense	
04	bubbles	to find, must check in	$0.20 < \Phi \le 0.50$	3	2.5
	ouddies	specify direction	$0.50 < \Phi \le 1.00$	2	1
			1.00< Φ	0	1
			Total Q'ty	3	
05	Scratches	Follow NO.3 -2 Line Type.			
06	Chipped glass	x: Chip length y: Chip width z: k: Seal width t: Glass thickness L: Electrode pad length 6.1 General glass chip: 6.1.1 Chip on panel surface and crack z: Chip thickness y: Chip width Z ≤ 1/2t Not over view area 1/2t< z ≤ 2t Not exceed Unit: mm If there are 2 or more chips, x is the following the followi	x between panels: $x = 1/8a$	chip	2.5

NO.	Item	Criterion	AQL
08	Cracked glass	The LCD with extensive crack is not acceptable.	2.5
09	Backlight elements	 9.1 Illumination source flickers when lit. 9.2 Spots or scratches that appear when lit must be judged. Using LCD spot, lines and contamination standards. 9.3 Backlight doesn't light or color is wrong. 	
10	Bezel	Bezel must comply with product specifications.	2.5
11	PCB、COB	 11.1 COB seal may not have pinholes larger than 0.2mm or contamination. 11.2 COB seal surface may not have pinholes through to the IC. 11.3 The height of the COB should not exceed the height indicated in the assembly diagram. 11.4 There may not be more than 2mm of sealant outside the seal area on PCB. And there should be no more than three places. 11.5 Parts on PCB must be the same as on the production characteristic chart, There should be no wrong parts, missing parts or excess parts. 11.6 The jumper on the PCB should conform to the product characteristic chart. 	2.5 2.5 2.5 2.5 0.65
12	FPC	12.1 FPC terminal damage \leq 1/2 FPC terminal width and can not affect the function, we judge accept. 12.2 FPC alignment hole damage \leq 1/2 alignment area and can not affect the function, we judge accept.	2.5 2.5
13	Soldering	13.1 No cold solder joints, missing solder connections, oxidation or icicle.13.2 No short circuits in components on PCB or FPC.	2.5 0.65

NO.	Item	Criterion	AQL	
		Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length 7.2 Protrusion over terminal: 7.2.1 Chip on electrode pad:		
		y: Chip width x: Chip length z: Chip thickness		
		$y \le 0.5 \text{mm}$ $x \le 1/8 a$ $0 < z \le t$		
07	Glass crack		Non-conductive portion:	2.5
		y: Chip width x: Chip length z: Chip thickness		
		$y \le L \qquad \qquad x \le 1/8a \qquad \qquad 0 < z \le t$		
		 If there chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. If the product will be heat sealed by the customer, the alignment mark must mot be damaged. 7.2.3 Substrate protuberance and internal crack y: width x: length 		
		$y \le 1/3L \qquad X \le a$		

NO.	Item		Criterion		AQL
14	Touch Panel Chipped glass	k: Seal width t: 'L' L: Electrode pad leng 14.1 General glass cl 14.1.1 Chip on panel z: Chip thickness Z≦t O Unit: mm		een panels: x: Chip length x≤1/8a	
		z: Chip thickness z≤t	y: Chip width ≤ 1/2 k and not over viewing area	x: Chip length x≤1/8a	
		⊙ Unit: mm	nore chips, x is the total		

NO.	Item	Criterion	AQL
15	Touch Panel(Fish eye dent and bubble on film)	$\begin{array}{ c c c }\hline SIZE(mm) & Acceptable Q'ty\\\hline \Phi \leq 0.2 & Accept no dense\\\hline 0.2 < D \leq 0.4 & 5\\\hline 0.4 < D \leq 0.5 & 2\\\hline 0.5 < D & 0\\\hline \end{array}$	2.5
16	Touch Panel Newton ring	Newton ring dimension $\leq 1/2$ touch panel area and not affect font and line distortion($\leq 2.5\%$), it is acceptable.	2.5
17	Touch Panel Linearity	Less than 2.5% is acceptable.	2.5
18	LCD Ripple	Touch the touch panel, can not see the LCD ripple. Pen: R 1.0mm silicon rubber. Operation Force: 80g	2.5
19	General appearance	 19.1 Pin type must match type in specification sheet. 19.2 LCD pin loose or missing pins. 19.3 Product packaging must the same as specified on packaging specification sheet. 19.4 Product dimension and structure must conform to product specification sheet. 	0.65 0.65 0.65 0.65

11. Handling Precaution

11.1 Handling of LCM

- Avoid external shock.
- Don't apply excessive force on the surface.
- Liquid in LCD is hazardous substance, do not lick or swallow. When the liquid is attaching to your hand, skin, cloth, etc., wash it thoroughly and immediately.
- Don't operate it above the absolute maximum rating.
- Don't disassemble the LCM.
- The operators should wear protections whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads, the copper leads on the PCB and the interface terminals with any parts of the human body.
- The modules should be kept in antistatic bags or other containers resistant to static for storage.
- The module is coated with a film to protect the display surface, be careful when peeling off this protective film since static electricity may be generated.

11.2 Storage

- Store it in an ambient temperature of 25±10°C, and in a relative humidity of 50±10%RH. Don't expose to sunlight or fluorescent light.
- Store it in a clean environment, free from dust, active gas, and solvent.
- Store it in anti-static electricity container.
- Store it without any physical load.

11.3 Soldering

- Use only soldering irons with proper grounding and no leakage.
- Iron: no higher than 280±10 °C and less than 3 sec during hand soldering.
- Rewiring: no more than 2 times.

12. Packing Method

----TBD