

## SPECIFICATION FOR LCD MODULE

## MODULE NO: AFS320240TG-3.5-E3100-N REVISION NO: 03

Customer's Approval:

	SIGNATURE	DATE
PREPARED BY (RD ENGINEER)	FR. LI	JAN-03-2012
CHECKED BY	Y LH	JAN-03-2012
APPROVED BY	SEAN	JAN-03-2012

## CHANGED BY DATE Version DESCRIPTION 00 Apr-21-2011 First Issue Ylh May-05-2011 Changed pin explanation lhm 01 Changed "Chapter 10" Fr.li 02 Jun-25-2011 Revised "Chapter 2 & 3" 03 Jan-03-2012 Fr.li

## **DOCUMENT REVISION HISTORY**


## **CONTENTS**

1. Features & Mechanical specifications	1
2. Dimensional Outline	2
3. Block Diagram	3
4. Pin Description	4
5. Absolute Maximum Ratings	5
6. Electrical Characteristics	5
7. Backlight Specification	5
8. Electro-Optical Characteristics	6
9. Instruction Description	9
10. AC Characteristics	10
11. Quality Specification	12

## 1. Features & Mechanical Specifications

Item	Contents	Unit
	LCD	
LCD Type	TFT / Transmissive / Normal White	
Viewing direction	6 O'clock	
Backlight	White LED BackLight	
Interface	RGB interface	
Driver IC	NT39016D	
Outline Dimension	$77.1(W) \times 64.1(H) \times 3.5(T)$	mm
Glass area (W×H×T)	74.1 ×56.8 /61.9 × 0.5	mm
Active area (W×H)	70.08×52.56	mm
Number of Dots	320(RGB) × 240	
Dot pitch (W×H)	0.073 × 0.219	mm
Pixel pitch (W×H)	0.219 × 0.219	mm
Operating Temperature	-20 $\sim$ +70	°C
Storage temperature	-30 $\sim$ +80	°C

### 2. Dimensional Outline



## 3. Block Diagram




Figure 2. Block diagram

## 4. Pin Description

PIN No.	Symbol	Function
1,2	LED_K	Backlight LED Cathode
3,4	LED_A	Backlight LED Anode
5	GND	Ground
6	NC(XR)	No Connection
7	NC(YD)	No Connection
8	NC(XL)	No Connection
9	NC(YU)	No Connection
10	GND	Ground
11,12,13	NC	No Connection
14	/RESET	Reset pin. (Active Low)
15	SPENA	3-Wire Communication Enable. Active Low
16	SPCLK	3-Wire Communication Clock input.
17	SPDAT	3-Wire Communication Data input/output
18~25	B0~B7	B data bus
26~33	G0~G7	G data bus
34~41	R0~R7	R data bus
42	HSYNC	Horizontal Sync input
43	VSYNC	Vertical Sync input
44	DCLK	Clock for Input Data
45,46	NC	No Connection
47,48	VCC	Power supply
49~57	NC	No Connection
58	DEN	Data Input Enable.
59,60	GND	Ground

## 5. Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply Voltage range	VDD	-0.5 to +5.0	V
Operating Temperature range	ТОР	-20 to +70	°C
Storage Temperature range	TST	-30 to +80	°C

## **<u>6. Electrical Characteristics</u>**

#### **DC Characteristics**

Item	Symbol	Min.	Type.	Max.	Unit
Logic Supply Voltage	VDD	3.0	-	3.6	V


## 7. Backlight Characteristics

White LED $\times$ 6				$(Ta = 25^{\circ}C)$			
Item	Symbol	Condition	Min	Тур	Max	Unit	
Forward Voltage	VF	IF = 20mA	-	19.2	21.6	V	
Uniformity	∆Bp	-	80	-	-	%	
LCD Brightness	Lv	IF = 20mA	250	280	-	cd/m <sup>2</sup>	

Item		Symbol	Condition	Min	Тур.	Max.	Unit	Remark
T CONTRACTORIA		θT		30	40			
View Angles		θB	00-40	50	60		Designed	Note 2
		θL	CR≥10 50	50	60		Degree	With EWV
		θR		50	50 60			polarizer
Contrast I	Ratio	CR	θ=0°		350			Note3
Descrete	Time	Ton	25°C		25	40		Nutrad
Response	Time	Toff	250		25	40	ms	Note4
	White	х		0.261	0.311	0.361		
	white	Y		0.300	0.350	0.400		
	RED	Х		0.586	0.636	0.686		
Chromaticity	04065508540	Y		0.300	0.350	0.400		Measured by
Chromaticity	GREEN	х	1	0.261	0.311	0.361	1	C light.
	GREEN	Y		0.501	0.551	0.601		
	BLUE	Х		0.084	0.134	0.184		
	BLUE	Y		0.101	0.151	0.201		
NTSC	8				50		%	Note 5
Transmitt	ance			6.9	7.5		%	With EWV polarizer, without DBEF


## **8. Electro-Optical Characteristics**

**Rubbing Direction** 




Note 1: Definition of optical measurement system.

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.



Note 2: Definition of viewing angle range and measurement system. viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).



Note 3: Definition of contrast ratio

 $Contrast ratio (CR) = \frac{Luminance measured when LCD is on the "White" state}{Luminance measured when LCD is on the "Black" state}$ 


"White state ": The state is that the LCD is driven by Vwhite.

"Black state": The state is that the LCD is driven by Vblack.

Vwhite: To be determined Vblack: To be determined.

#### Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931) Color coordinates measured at center point of LCD.


# 9. Instruction Description

3-14	lire Reg	isters			R	egister Descri	iption					
D[15:1	the second day of the	Name	Init.	R/W Function Description								
00000	0b	R00	07h	R/W System control register								
00000	1b	R01	00h	R/W Timing Controller function register								
00001	Ob	R02	03h	R/W		Operatio	n control regis	ter				
00001	1b	R03	CCh	R/W		Input data F	ormat control r	register				
00010	100b R04		46h	R/W		Source Timing	g delay control	l register				
00010	1b	R05	0Dh	R/W Gate Timing delay control register								
00011	0b	R06	00h	R/W Reserved								
00011	1b	R07	00h	R/W		Internal fun	ction control re	egister				
00100	Ob	R08	08h	R/W		RGB Cont	rast control reg	gister				
00100	1b	R09	40h	R/W		RGB Bright	ness control re	egister				
00101	Ob	ROA	88h	R/W		Hue / Satur	ation control re	egister				
00101	1b	R0B	88h	R/W		R / B Sub-Co	ontrast control	register				
00110	Ob	ROC	20h	R/W		R Sub-Brigh	tness control r	register				
00110	1b	ROD	20h	R/W		B Sub-Brigh	tness control r	register				
00111	0b	R0E	10h	R/W		VCOMDC L	evel Control R	egister				
00111	1b	ROF	A4h	R/W		VCOMAC L	evel Control R	egister				
01000	Ob	R10	04h	RAW		VGAM2 le	vel control reg	jister				
01000	1b	R11	24h	R/W		evel control re	gister					
01001	Ob	R12	24h	R/W		VGAM5/6 level control register						
01111	Ob	R1E	00h	R/W	V	COMDC Trim	function contr	ol register				
	OF	R20	00h	RAW	Mida	and nameu d	isplay mode c	and sold and shall be				
10000		1420	001	1.0.8.8	VVICE	and narrow d	ispidy mode of	ontrol register				
and the local diversion of			gister Bit D			and narrow d	ispidy mode o	ontrol register				
and so the state of				efinition (De			ispiay mode o	ontroi register				
T390		/ire Re		efinition (De	fault)		Bit [2]	Bit [1]	Bit [0]			
T390 Reg.	16 3-W	/ire Re	egister Bit D	efinition (De 3-Wire	fault) Control Reg	ister Bit Map			Bit [0] RESETB			
T390 Reg. R00	16 3-W Bit	/ire Re [7] T3	egister Bit D Bit (6)	efinition (De 3-Wire Bit [5]	fault) Control Reg Bit [4]	ister Bit Map Bit [3]	Bit [2]	Bit [1]	the second se			
<b>Reg.</b> R00 R01	16 3-W Bit PA	/ire Re [7] T3	Bit [6] PAT2	efinition (De 3-Wire Bit [5] PAT1	fault) Control Reg Bit [4] PAT0	Bit [3] PWMPDB	Bit [2]	Bit [1] STBYB	RESETB			
<b>Reg.</b> R00 R01 R02	16 3-W Bit PA	(ire Re [7] T3 ( MOD	Bit (6) PAT2 X	efinition (De 3-Wire Bit [5] PAT1 X	fault) Control Reg Bit [4] PAT0 SWD2	ister Bit Map Bit [3] PWMPDB SWD1	Bit [2] X SWD0	Bit [1] STBYB DITHB	RESETB CFTYP			
<b>Reg.</b> R00 R01 R02 R03	16 3-W Bit PA X SKIPI	(7) T3 MOD POL	Bit [6] PAT2 X HDNC1	efinition (De 3-Wire Bit [5] PAT1 X HDNC0	fault) Control Reg Bit [4] PAT0 SWD2 X	ister Bit Map Bit [3] PWMPDB SWD1 FPOL	Bit [2] X SWD0 VSET	Bit [1] STBYB DITHB UPDN	RESETB CFTYP SHLR			
<b>Reg.</b> R00 R01 R02 R03 R04	16 3-W Bit PA SKIPI DEN	(7) T3 MOD POL .Y7	Bit [6] PAT2 X HDNC1 CLKPOL	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL	ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3	Bit [2] X SWD0 VSET SEL2	Bit [1] STBYB DITHB UPDN SEL1	RESETB CFTYP SHLR SEL0			
<b>Reg.</b> R00 R01 R02 R03 R03 R04 R05	16 3-W Bit PA SKIPI DEN DDL	IT3 (MOD POL Y7	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4	ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3	Bit [2] X SWD0 VSET SEL2 DDLY2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1	RESETB CFTYP SHLR SEL0 DDLY0			
<b>Reg.</b> R00 R01 R02 R03 R03 R04 R05 R06	Bit PA SKIPI DEN DDL	(7) T3 MOD POL Y7	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5	fault) Control Reg Bit [4] PAT0 SWD2 X VSDP0L DDLY4 HDLY4	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0			
<b>Reg.</b> R00 R01 R02 R03 R04 R05 R05 R06 R07	16 3-W Bit PA X SKIPI DEN DDL X X	(ire Re [7] T3 (MOD POL Y7 ( ND1	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X	fault) Control Reg Bit [4] PAT0 SWD2 X VSDP0L DDLY4 HDLY4 X	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X			
<b>Reg.</b> R00 R01 R02 R03 R04 R05 R06 R07 R08	Bit PA SKIPI DEN DDL X FRA	(ire Re [7] T3 (MOD POL .Y7 (	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X PAL	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY			
<b>Reg.</b> R00 R01 R02 R03 R04 R05 R04 R05 R06 R07 R08 R09	Bit PA SKIPI DEN DDL X FRA	(ire Re [7] T3 (MOD POL .Y7 (	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X PAL CON3	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0			
<b>Reg.</b> R00 R01 R02 R03 R04 R05 R06 R07 R08 R09 R0A	Bit PA SKIPI DEN DDL X FRA X	/ire Re [7] T3 MOD POL Y7 ( MD1 ( E3	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X BRI6	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 HDLY3 X PAL CON3 BRI3	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2 BRI2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0			
<b>Reg.</b> R00 R01 R02 R03 R04 R05 R06 R07 R08 R09 R08 R09 R0A R09 R0A	Bit PA SKIPI DEN DDL X FRA X FRA	(ire Re [7] T3 (MOD POL Y7 ( LY7 ( LY7 ( L S NB1	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X BRI6 HUE2	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 HDLY3 X PAL CON3 BRI3 SAT3	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2 BRI2 SAT2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0			
Reg.           R00           R01           R02           R03           R04           R05           R06           R07           R08           R09           R0A           R0B           R0C	Bit PA SKIPI DEN DDL XX FRA XX FRA XX FRA	(ire Re [7] T3 (MOD POL Y7 ( L Y7 ( L S NB1 ( L S ( L S ( L S ( L S ( L S ( L S (	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X BRI6 HUE2 SCONB0	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5 HUE1	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4 HUE0	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 HDLY3 X PAL CON3 BRI3 SAT3 SCONR1	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2 BRI2 SAT2 SCONR0	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1 SAT1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0 SAT0			
Reg.           R00           R01           R02           R03           R04           R05           R06           R07           R08           R09           R0A           R0B           R0C           R0D	Bit PA SKIPI DEN DDL X FRA X FRA X HU SCO	/ire Re [7] T3 (MOD POL Y7 ( L Y7 ( L XD1 ( L S NB1 ( ( L S ( L S ( L S ( L S ( L S ( S	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X FRAD0 X BRI6 HUE2 SCONB0 X	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5 HUE1 SBRIR5	fault) control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4 HUE0 SBRIR4	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X PAL CON3 BRI3 SAT3 SCONR1 SBRIR3	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2 BRI2 SAT2 SCONR0 SBRIR2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1 SAT1 SBRIR1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0 SAT0 SBRIR0			
Reg.           R00           R01           R02           R03           R04           R05           R06           R07           R08           R09           R0A           R0B           R0C           R0D           R0E	Bit PA SKIPI DEN DDL DDL X FRA X FRA X SCO X X	/ire Re [7] T3 (MOD POL -Y7 ( MD1 ( E3 NB1 ( ( ( ( ( ( ( ( ( ( ( ( (	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X FRAD0 X BRI6 HUE2 SCONB0 X X	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5 HUE1 SBRIR5 SBRIB5	fault) control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 HDLY4 X INVSL0 CON4 BRI4 HUE0 SBRIR4 SBRIB4	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X PAL CON3 BRI3 SAT3 SCONR1 SBRIR3 SBRIB3	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2 BRI2 SAT2 SCONR0 SBRIR2 SBRIB2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X CON1 BRI1 SBRI1 SBRIR1 SBRIB1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0 SAT0 SBRIR0 SBRIR0 VCDCSL0			
Reg.           R00           R01           R02           R03           R04           R05           R06           R07           R08           R09           R0A           R0B           R0C           R0D           R0E           R0F	Bit PA SKIPI DEN DDL DDL X FRA X FRA X FRA X VGL	/ire Re [7] T3 MOD POL Y7 ( MD1 ( SL1 SL1	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X FRAD0 X BRI6 HUE2 SCONB0 X X OTP_BYPS	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5 HUE1 SBRIR5 SBRIB5 VCDCSL5	fault) control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4 HUE0 SBRIR4 SBRIB4 VCDCSL4 VGHSL0	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X PAL CON3 BRI3 SAT3 SCONR1 SBRIR3 SBRIB3 VCDCSL3	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 HDLY2 X PALM CON2 BRI2 SAT2 SCONR0 SBRIR2 SBRIB2 VCDCSL2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1 SAT1 SBRIR1 SBRIB1 VCDCSL1 VCACSL1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0 SAT0 SBRIB0 VCDCSL0 VCACSL0			
T390           Reg.           R00           R01           R02           R03           R04           R05           R06           R07           R08           R09           R0A           R0B           R0C           R0D           R0E           R0F           R10	Bit PA SKIPI DEN DDL X FRA X FRA X FRA X VGL X VGL	/ire Re [7] T3 MOD POL Y7 ( L Y7 ( L SL1 ( SL1	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X BRI6 HUE2 SCONB0 X X OTP_BYPS VGLSL0 X	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5 HUE1 SBRIR5 SBRIB5 VCDCSL5 VGHSL1 X	fault) Control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4 HUE0 SBRIR4 SBRIB4 VCDCSL4	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X PAL CON3 BRI3 SAT3 SCONR1 SBRIR3 SBRIB3 VCDCSL3 VCACSL3 X	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2 BRI2 SAT2 SCONR0 SBRIR2 SBRIB2 VCDCSL2 VCACSL2 V2GAM2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1 SAT1 SBRIR1 SBRIB1 VCDCSL1 VCACSL1 V2GAM1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0 SAT0 SBRIR0 SBRIR0 SBRIR0 VCDCSL0 VCACSL0 V2GAM0			
Reg.           R00           R01           R02           R03           R04           R05           R06           R07           R08           R09           R0A           R0B           R0C           R0D           R0E           R0F           R10	Bit PA SKIPI DEN DDL DDL X FRA X FRA X FRA X VGL	/ire Re [7] T3 MOD POL Y7 C E3 NB1 C SL1 C C	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X FRAD0 X BRI6 HUE2 SCONB0 X X OTP_BYPS VGLSL0	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5 HUE1 SBRIR5 SBRIB5 VCDCSL5 VGHSL1	fault) control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4 HUE0 SBRIR4 SBRIB4 VCDCSL4 VGHSL0 GAMEN V4GAM1	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 HDLY3 X PAL CON3 BRI3 SAT3 SCONR1 SBRIB3 VCDCSL3 VCACSL3 X V4GAM0	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 HDLY2 X PALM CON2 BRI2 SAT2 SCONR0 SBRIR2 SBRIB2 VCDCSL2 VCACSL2 V2GAM2 V3GAM2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1 SAT1 SBRIR1 SBRIB1 VCDCSL1 VCACSL1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0 SAT0 SBRIB0 VCDCSL0 VCACSL0 VCACSL0 V2GAM0 V3GAM0			
and so the state of	Bit PA SKIPI DEN DDL DDL X FRA X FRA X FRA X VGL X VGL X X	/ire Re [7] T3 (MOD POL Y7 ( E3 NB1 ( SL1 ( ( SL1 ( (	Bit [6] PAT2 X HDNC1 CLKPOL DDLY6 HDLY6 X FRAD0 X BRI6 HUE2 SCONB0 X SCONB0 X OTP_BYPS VGLSL0 X X	efinition (De 3-Wire Bit [5] PAT1 X HDNC0 HSDPOL DDLY5 HDLY5 X INVSL1 X BRI5 HUE1 SBRIR5 SBRIB5 VCDCSL5 VGHSL1 X V4GAM2	fault) control Reg Bit [4] PAT0 SWD2 X VSDPOL DDLY4 HDLY4 X INVSL0 CON4 BRI4 HUE0 SBRIR4 SBRIB4 VCDCSL4 VGHSL0 GAMEN	Ister Bit Map Bit [3] PWMPDB SWD1 FPOL SEL3 DDLY3 HDLY3 X PAL CON3 BRI3 SAT3 SCONR1 SBRIR3 SBRIB3 VCDCSL3 VCACSL3 X	Bit [2] X SWD0 VSET SEL2 DDLY2 HDLY2 X PALM CON2 BRI2 SAT2 SCONR0 SBRIR2 SBRIB2 VCDCSL2 VCACSL2 V2GAM2	Bit [1] STBYB DITHB UPDN SEL1 DDLY1 HDLY1 X - CON1 BRI1 SAT1 SBRIB1 VCDCSL1 VCACSL1 V2GAM1 V3GAM1	RESETB CFTYP SHLR SEL0 DDLY0 HDLY0 X AVGY CON0 BRI0 SAT0 SBRIB0 VCDCSL0 VCACSL0			

Note: Register function active at the falling edge of VSD except STBYB, RESETB register bits.


## **10. AC Characteristics**

#### 10.1 3-Wire Timing Diagram



Serial clock	Tspck	320			ns	
SPCK pulse duty	Tscdut	40	50	60	%	
Serial data setup time	Tisu	120			ns	
Serial data hold time	Tihd	120			ns	
Serial clock high/low	Tssw	120		*	ns	
Chip select distinguish	Tod	1	141		us	
SPENA to VSD	Tov	1	1	1 A (	us	

3-wire serial communication AC timing



#### 3-Wire Command Format:


Bit	Description
D15-D10	Register Address [5:0].
D9	W/R control bit. "1" for Write: 0 for Read
D8	Hi-Z bit during read mode. Any data within this bits will be ignored during write mode
D7-D0	Data for the W/R operation to the address indicated by Address phase

MSB	1	- ((	11	10											LSE
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
010	D14 D13 D12 D11 D10 Register Address [5:0]					1	X	0/		ATA (Iss					12

#### 3-Wire Read Format:

MSB		S		c	22 - X					2					LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
Register Address [5:0]			0	HI-Z			DATA	(Issue	by NT3	9016)					

#### **Input Data Timing**




### **<u>11.Quality Specifications</u>**

#### All The raw material are Rohs complicant.


#### 11.1 Standard of the product appearance test

Manner of appearance test: The inspection should be performed in using 20W x 2 fluorescent lamps. Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and inspector eyes should be 30 cm or more.

Viewing direction for inspection is 45° from vertical against LCM.



Definition of zone:



A Zone: viewing area

B Zone: outside viewing area

#### **11.2 Specification of quality assurance**

AQL inspection standard

Sampling method: MIL-STD-105E, Level II, single sampling

Classify		Item	Note	AQL
Major	Display state	Short or open circuit		0.65
		LC leakage		
		Flickering	1	
		No display		
		Wrong viewing direction		
		Contrast defect (dim, ghost)	2	
		Back-light	1,8	
	Non-display	Flat cable or pin reverse	10	
		Wrong or missing component	11	
Minor	Display state	Background color deviation	2	1.0
		Black spot and dust	3	
		Line defect, Scratch	4	
		Rainbow	5	
		Chip	6	
		Pin hole	7	
	Polarizer	Protruded	12	
		Bubble and foreign material	3	1
	Soldering	Poor connection	9	]
	Wire	Poor connection	10	1
	TAB	Position, Bonding strength	13	1

#### Defect classification (Note: \* is not including)

#### Note on defect classification

No.	Item	Criterion					
1	Short or open circuit	Not allow					
	LC leakage						
	Flickering	•					
	No display	•					
	Wrong viewing direction	•					
	Wrong Back-light	•					
2	Contrast defect		Refe	er to	o approval san	nple	
	Background color deviation						
3	Point defect, Black spot, dust (including Polarizer)	<b>∏</b> <b>Y</b>			Point Size	Acceptable Qty.	
		Λ	-	0	<u>φ≤</u> 0.10 0.10<φ≤0.20	Disregard 3	
					0.20<¢≪0.25	2	
	$\phi = (X+Y)/2$			0	0.25<φ≤0.30	1	
					φ>0.30	0	
			Uni	it:	mm		
4	Line defect,	↓					
					Line	Acceptable Qty.	
	Scratch		L		W 0.015≥W	Disregard	
		L	3.0≥	L	0.013≥W 0.03≥W		
			2.0>		0.05≥W	2	
			1.0≥		0.1>W	1	
					0.05 <w< td=""><td>Applied as point defect</td></w<>	Applied as point defect	
			Unit: mm				
5	Rainbow	Not more than two color changes across the viewing area.					

No	Item	Criterion
6	Chip Remark: X: Length direction Y: Short	X $X$ $X$ $X$ $X$ $X$ $X$ $X$ $Z$ $X$ $X$ $X$ $Z$ $X$ $X$ $Z$ $Z$ $X$ $X$ $Z$
	direction Z: Thickness direction t: Glass thickness W: Terminal Width	$\begin{array}{c c} X & Y \\ \hline \\ X & Y \\ \hline \\ Z \\ \end{array} \\ \begin{array}{c} X & Y \\ \hline \\ Z \\ \end{array} \\ \begin{array}{c} X & Y \\ \hline \\ \\ \hline \\ Z \\ \end{array} \\ \begin{array}{c} X & Y \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ Z \\ \end{array} \\ \begin{array}{c} X & Y \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ \\ \end{array} \\ \begin{array}{c} Z \\ \hline \\ \\ \\ \hline \\ \\ \\ \end{array} \\ \begin{array}{c} X & Y \\ \hline \\ \\ \hline \\ \\ \\ \hline \\ \\ \\ \end{array} \\ \begin{array}{c} Z \\ \hline \\ \\ \\ \\ \end{array} \\ \begin{array}{c} X & Y \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} Z \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$
		$Y \xrightarrow{\bigvee} \overbrace{K}^{\swarrow} \xrightarrow{\leftarrow} X$ Acceptable criterion $X  Y  Z \\ \leq 3  \leq 2  \leq t \\ shall not reach to ITO$
		$W_{\underline{\vee}} \xrightarrow{Y} \psi$ Acceptable criterion $X \xrightarrow{Y} Z$ $X \xrightarrow{Y} Z$ $Acceptable criterion$ $X \xrightarrow{Y} Z$ $Acceptable criterion$
		$\begin{array}{c c} & Y \\ & & \downarrow \\ & & \downarrow \\ & & \\ & & \\ & X \end{array} \end{array} \xrightarrow{Acceptable criterion} \\ \hline \begin{array}{c} X & Y & Z \\ \hline \leqslant 5 & \leqslant 2 & \leqslant t/3 \end{array}$

No.	Item	Criterion					
7	Segment pattern W = Segment width $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10$ mm is acceptable.					
8	Back-light	(1) The color of backlight should correspond its specification.					
9	Soldering	<ul> <li>(2) Not allow flickering</li> <li>(1) Not allow heavy dirty and solder ball on PCB.</li> <li>(The size of dirty refer to point and dust defect)</li> <li>(2) Over 50% of lead should be soldered on Land.</li> </ul>					
10	Wire       (1) Copper wire should not be rusted         (2) Not allow crack on copper wire connection.         (3) Not allow reversing the position of the flat cable.         (4) Not allow exposed copper wire inside the flat cable.						
11*	PCB       (1) Not allow screw rust or damage.         (2) Not allow missing or wrong putting of component.						

No	Item	Criterion				
12	Protruded W: Terminal Width	$W_{\underline{y}}$ Acceptable criteria: $Y \le 0.4$				
13	ТАВ	1. Position H $H$				
		2 FPC bonding strength test FPC FPC P (=F/FPC bonding width) ≥650gf/cm ,(speed rate: 1mm/min) 5pcs per SOA (shipment)				
14	Total no. of acceptable Defect	<ul> <li>A. Zone</li> <li>Maximum 2 minor non-conformities per one unit.</li> <li>Defect distance: each point to be separated over 10mm</li> <li>B. Zone</li> <li>It is acceptable when it is no trouble for quality and assembly in customer's end product.</li> </ul>				

#### 11.3 Reliability of LCM

Reliability test condition:

Item	Condition	Time (hrs)	Assessment
High temp. Storage	60°C	48	
High temp. Operating	50°C	48	
Low temp. Storage	-20°C	48	No abnormalities
Low temp. Operating	-10°C	48	in functions
Humidity	40°C/ 90%RH	48	and appearance
Temp. Cycle	$-20^{\circ}C \leftarrow 25^{\circ}C \rightarrow 60^{\circ}C$	10cycles	
	$(60 \min \leftarrow 5 \min \rightarrow 60 \min)$		

Recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature ( $20\pm8^{\circ}$ C), normal humidity (below 65% RH), and in the area not exposed to direct sun light.

#### 11.4 Precaution for using LCD/LCM

LCD/LCM is assembled and adjusted with a high degree of precision. Do not attempt to make any alteration or modification. The followings should be noted.

General Precautions:

- 1. LCD panel is made of glass. Avoid excessive mechanical shock or applying strong pressure onto the surface of display area.
- 2. The polarizer used on the display surface is easily scratched and damaged. Extreme care should be taken when handling. To clean dust or dirt off the display surface, wipe gently with cotton, or other soft material soaked with isoproply alcohol, ethyl alcohol or trichlorotriflorothane, do not use water, ketone or aromatics and never scrub hard.
- 3. Do not tamper in any way with the tabs on the metal frame.
- 4. Do not made any modification on the PCB without consulting Orient Display.
- 5. When mounting a LCM, make sure that the PCB is not under any stress such as bending or twisting. Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.
- 6. A void pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels and also cause rainbow on the display.
- 7. Be careful not to touch or swallow liquid crystal that might leak from a damaged cell. A ny liquid crystal adheres to skin or clothes, wash it off immediately with soap and water.

Static Electricity Precautions:

- 1. CMOS-LSI is used for the module circuit; therefore operators should be grounded whenever he/she comes into contact with the module.
- 2. Do not touch any of the conductive parts such as the LSI pads; the copper leads on the PCB and the interface terminals with any parts of the human body.
- 3. Do not touch the connection terminals of the display with bare hand; it will cause disconnection or defective insulation of terminals.
- 4. The modules should be kept in anti-static bags or other containers resistant to static for storage.
- 5. Only properly grounded soldering irons should be used.
- 6. If an electric screwdriver is used, it should be grounded and shielded to prevent sparks.
- 7. The normal static prevention measures should be observed for work clothes and working benches.
- 8. Since dry air is inductive to static, a relative humidity of 50-60% is recommended.

#### Soldering Precautions:

- 1. Soldering should be performed only on the I/O terminals.
- 2. Use soldering irons with proper grounding and no leakage.
- 3. Soldering temperature: 280°C+10°C
- 4. Soldering time: 3 to 4 second.
- 5. Use eutectic solder with resin flux filling.
- 6. If flux is used, the LCD surface should be protected to avoid spattering flux.
- 7. Flux residue should be removed.

#### **Operation Precautions:**

- 1. The viewing angle can be adjusted by varying the LCD driving voltage Vo.
- 2. Since applied DC voltage causes electro-chemical reactions, which deteriorate the display, the applied pulse waveform should be a symmetric waveform such that no DC component remains. Be sure to use the specified operating voltage.
- 3. Driving voltage should be kept within specified range; excess voltage will shorten display life.
- 4. Response time increases with decrease in temperature.
- 5. Display color may be affected at temperatures above its operational range.
- 6. Keep the temperature within the specified range usage and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel-off or generate bubbles.
- 7. For long-term storage over 40°C is required, the relative humidity should be kept below 60%, and avoid direct sunlight.

#### **Limited Warranty**

Orient Display's LCDs and modules are not consumer products, but may be incorporated by Orient Display's customers into consumer products or components thereof, Orient Display does not warrant that its LCDs and components are fit for any such particular purpose.

- 1. The liability of Orient Display is limited to repair or replacement on the terms set forth below. Orient Display will not be responsible for any subsequent or consequential events or injury or damage to any personnel or user including third party personnel and/or user. Unless otherwise agreed in writing between Orient Display and the customer, Orient Display will only replace or repair any of its LCD which is found defective electrically or visually when inspected in accordance with Orient Display general LCD inspection standard. (Copies available on request)
- 2. No warranty can be granted if any of the precautions state in handling liquid crystal display above has been disregarded. Broken glass, scratches on polarizer mechanical damages as well as defects that are caused accelerated environment tests are excluded from warranty.
- 3. In returning the LCD/LCM, they must be properly packaged; there should be detailed description of the failures or defect.