

AGR26180EF 180 W, 2.535 GHz—2.655 GHz, N-Channel E-Mode, Lateral MOSFET

Introduction

The AGR26180EF is a high-voltage, gold-metallized, enhancement mode, laterally diffused metal oxide semiconductor (LDMOS) RF power transistor suitable for ultrahigh-frequency (UHF) applications, including multichannel multipoint distribution service (MMDS) for broadcasting and communications.




Figure 1. AGR26180EF Flanged Package

Features

- Typical performance for MMDS systems.
 $f = 2600$ MHz, $IDQ = 1700$ mA, $V_{ds} = 28$ V,
adjacent channel BW = 3.84 MHz, 5 MHz offset;
alternate channel BW = 3.84 MHz, 10 MHz offset.
- Typical P/A ratio of 9.8 dB at 0.01% (probability)
CCDF*:
 - Output power: 27 W.
 - Power gain: 12.5 dB.
 - Efficiency: 20%.
 - ACPR: -33 dBc.
 - ACLR1: -35 dBc.
 - Return loss: -12 dB.
- Typical pulsed P1dB, 6 μ s pulse at 10% duty: 185 W.
- High-reliability, gold-metallization process.
- Hot carrier injection (HCl) induced bias drift of <5% over 20 years.
- Internally matched.
- High gain, efficiency, and linearity.
- Integrated ESD protection.
- Device can withstand a 10:1 voltage standing wave ratio (VSWR) at 28 Vdc, 2600 MHz, 180 W output power pulsed 4 μ s at 10% duty.
- Large signal impedance parameters available.

*The test signal utilized is 4-channel W-CDMA Test Model 1. This test signal provides an equivalent reference (occupied bandwidth and waveform EPF) for the actual performance with an MMDS waveform.

Table 1. Thermal Characteristics

Parameter	Sym	Value	Unit
Thermal Resistance, Junction to Case	$R_{th JC}$	0.35	°C/W

Table 2. Absolute Maximum Ratings*

Parameter	Sym	Value	Unit
Drain-source Voltage	V_{DSS}	65	Vdc
Gate-source Voltage	V_{GS}	-0.5, +15	Vdc
Total Dissipation at $T_c = 25$ °C	P_D	500	W
Derate Above 25 °C	—	3	W/°C
Operating Junction Temperature	T_J	200	°C
Storage Temperature Range	T_{STG}	-65, +150	°C

* Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 3. ESD Rating*

AGR26180EF	Minimum (V)	Class
HBM	500	1B
MM	50	A
CDM	1000	4

* Although electrostatic discharge (ESD) protection circuitry has been designed into this device, proper precautions must be taken to avoid exposure to ESD and electrical overstress (EOS) during all handling, assembly, and test operations. PEAK Devices employs a human-body model (HBM), a machine model (MM), and a charged-device model (CDM) qualification requirement in order to determine ESD-susceptibility limits and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used in each of the models, as defined by JEDEC's JESD22-A114B (HBM), JESD22-A115A (MM), and JESD22-C101A (CDM) standards.

Caution: MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

Electrical Characteristics

Recommended operating conditions apply unless otherwise specified: $T_C = 30^\circ\text{C}$.

Table 4. dc Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Off Characteristics					
Drain-source Breakdown Voltage ($V_{GS} = 0$, $I_D = 400 \mu\text{A}$)	$V_{(BR)DSS}$	65	—	—	Vdc
Gate-source Leakage Current ($V_{GS} = 5 \text{ V}$, $V_{DS} = 0 \text{ V}$)	I_{GSS}	—	—	6	μAdc
Zero Gate Voltage Drain Leakage Current ($V_{DS} = 28 \text{ V}$, $V_{GS} = 0 \text{ V}$)	I_{DSS}	—	—	200	μAdc
On Characteristics					
Forward Transconductance ($V_{DS} = 10 \text{ V}$, $I_D = 1 \text{ A}$)	G_{FS}	—	12	—	S
Gate Threshold Voltage ($V_{DS} = 10 \text{ V}$, $I_D = 600 \mu\text{A}$)	$V_{GS(\text{TH})}$	2.8	3.4	4.0	Vdc
Gate Quiescent Voltage ($V_{DS} = 28 \text{ V}$, $I_D = 2 \times 850 \text{ mA}$)	$V_{GS(Q)}$	3.0	3.7	4.6	Vdc
Drain-source On-voltage ($V_{GS} = 10 \text{ V}$, $I_D = 1 \text{ A}$)	$V_{DS(\text{ON})}$	—	0.08	—	Vdc


Table 5. RF Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Dynamic Characteristics					
Reverse Transfer Capacitance ($V_{DS} = 28 \text{ V}$, $V_{GS} = 0$, $f = 1.0 \text{ MHz}$) (This part is internally matched on both the input and output.)	C_{RSS}	—	4.0	—	pF
Functional Tests (in Supplied Test Fixture)					
Common-source Amplifier Power Gain*	G_{PS}	—	12.5	—	dB
Drain Efficiency*	η	—	20	—	%
Third-order Intermodulation Distortion* (IM3 distortion measured over 3.84 MHz BW @ $f_1 = 10 \text{ MHz}$ and $f_2 + 10 \text{ MHz}$)	$IM3$	—	-36	—	dBc
Adjacent Channel Power Ratio* (ACPR measured over BW of 3.84 MHz @ $f_1 = 5 \text{ MHz}$ and $f_2 + 5 \text{ MHz}$)	$ACPR$	—	-40	—	dBc
Input Return Loss*	IRL	—	-12	—	dB
Power Output, 1 dB Compression Point, pulsed 4 μs at 10% duty. ($V_{DD} = 28 \text{ V}$, $f_c = 2655.0 \text{ MHz}$, pulsed 6 μs at 10% duty)	$P_{1\text{dB}}$	—	185	—	W
Output Mismatch Stress ($V_{DD} = 28 \text{ V}$, $P_{OUT} = 180 \text{ W}$ (pulsed 4 μs at 10% duty), $I_{DQ} = 2 \times 850 \text{ mA}$, $f_c = 2655.0 \text{ MHz}$ VSWR = 10:1; [all phase angles])	ψ	No degradation in output power.			


* 3GPP W-CDMA, typical P/A ratio of 8.5 dB at 0.01% CCDF, $f_1 = 2645.0 \text{ MHz}$, and $f_2 = 2655 \text{ MHz}$. $V_{DD} = 28 \text{ Vdc}$, $I_{DQ} = 2 \times 850 \text{ mA}$, and $P_{OUT} = 27 \text{ W}$ average. Nominal operating voltage 28 Vdc.

180 W, 2.535 GHz–2.655 GHz, N-Channel E-Mode, Lateral MOSFET

Test Circuit Illustrations for AGR26180EF




A. Schematic



B. Component Layout

Figure 2. Component Layout


Typical Performance Characteristics



MHz (f)	$Z_S \Omega$ (complex source impedance)	$Z_L \Omega$ (complex optimum load impedance)
2500 (f1)	$6.4 - j8.0$	$3.0 - j7.8$
2550 (f2)	$5.8 - j7.6$	$2.9 - j7.0$
2600 (f3)	$5.2 - j7.7$	$2.7 - j6.2$
2650 (f4)	$4.7 - j8.3$	$2.6 - j5.5$
2700 (f5)	$4.5 - j8.4$	$2.5 - j4.7$

Z_S = Test circuit impedance as measured from gate to gate, balanced configuration.


Z_L = Test circuit impedance as measured from drain to drain, balanced configuration.



PINS: 1A & 1B DRAIN, 2A & 2B GATE, 3 SOURCE

Figure 3. Series Equivalent Balanced Input and Output Impedances


Typical Performance Characteristics (continued)



Test conditions:

Two-carrier W-CDMA 3GPP, peak-to-average = 8.5 dB @ 0.01% CCDF, f1 = 2590 MHz, f2 = 2600 MHz, VDD = 28 V, IDQ = 1700 mA.

Figure 4. Power Gain, Drain Efficiency, ACPR, and IM3 vs. Output Power




Test conditions:

Two-carrier W-CDMA 3GPP, peak-to-average = 8.5 dB @ 0.01% CCDF, f1 = 2590 MHz, f2 = 2600 MHz, VDD = 28 V, IDQ = 1700 mA, POUT = 27 W.


Figure 5. Power Gain, Drain Efficiency, ACPR, IM3, and IRL vs. Frequency

Typical Performance Characteristics (continued)



Test conditions:
 28 V_{DS}, I_{DQ} = 1700 mA, 2600 MHz.


Figure 6. Power Gain and Drain Efficiency vs. Output Power (CW signal data)



Test conditions:
 Two-tone measurement @ 10 MHz tone spacing, V_{DD} = 28 V_{DC}, f₁ = 2590 MHz, f₂ = 2600 MHz.

Figure 7. IMD vs. Pout

Typical Performance Characteristics (continued)



Test conditions:

Two-tone measurement @ 10 MHz tone spacing, V_{DD} = 28 V_{DC}, f₁ = 2590 MHz, f₂ = 2600 MHz.

Figure 8. IMD vs. Output Power and IDQ





Figure 9. Power Gain vs. Output Power and IDQ

Typical Performance Characteristics (continued)




Test conditions:
Two-tone measurement @ P_{OUT} = 160 W (PEP).

Figure 10. IMD vs. Tone Separation

180 W, 2.535 GHz–2.655 GHz, N-Channel E-Mode, Lateral MOSFET**Package Dimensions**

All dimensions are in inches. Tolerances are ± 0.005 in. unless specified.

**Label Notes:**

- M before the part number denotes model program. X before the part number denotes engineering prototype.
- The last two letters of the part number denote wafer technology and package type.
- YYWWLL is the date code including place of manufacture: year year work week (YYWW), LL = location (AL = Allentown, PA; T = Thailand). XXXXX = five-digit wafer lot number.
- ZZZZZZZ = seven-digit assembly lot number on production parts.
- ZZZZZZZZZZZZ = 12-digit (five-digit lot, two-digit wafer, and five-digit serial number) on models and engineering prototypes.