

AsahiKASEI
ASAHI KASEI EMD

= Preliminary =

AK4141

NICAM/A2/EIA-J Digital Stereo Decoder

GENERAL DESCRIPTION

The AK4141 is a NICAM/A2/EIA-J stereo decoder, which is optimized for Digital TV application. The AK4141 achieves no alignment, few external components and high audio performance by digital stereo decoding architecture. The AK4141 integrates a stereo sample rate converter (SRC) for asynchronous digital audio sources such as HDMI, digital tuner, digital switches and sound processing functions such as 5-band equalizers. The AK4141 supports major audio data formats (MSB/LSB justified, I²S and TDM) to interface with DSP, ADC, DAC. Therefore, the AK4141 is suitable for the AV systems such as Digital TV and DVR.

FEATURES

1. Stereo Decoding

- Capable of receiving Sound Intermediate Frequency (SIF) with Selector and FM Demodulation
- Automatic Gain Control (AGC: 100mVpp ~ 1Vpp) for SIF input
- Alignment Free Digital Stereo Decoding
 - EIA-J
 - NICAM: B/G, L, I, D/K with FM/AM Mono
 - A2: B/G, D/K1, D/K2, D/K3, M/N
- Automatic/Manual Stereo Decoding Standard Selection
- Automatic/Manual Audio Mode (Stereo/MONO/two sounds) Selection
- Signal Quality Detection for Auto Selection Mode
- High FM Deviation Option (max: 540kHz)
- I2S sampling rate (fs): 32k/44.1k/48kHz

2. Audio Processing (Two Stereos)

- Automatic Level Control (ALC)
- Balance
- 5-band Equalizer
- Stereo Separation Emphasis
- Digital Volume Control with Soft Mute (+12dB~-115dB, 0.5dB/step)
- Audio Data Interface:
 - I2S input x 5 (2 inputs: SRC available)
 - I2S output x 3
 - Master/Slave Mode
 - Audio Format: 24bit Left justified /Right justified / I²S or TDM

3. Asynchronous Sample Rate Converter (SRC)

- Input Sample Rate: 8k~192kHz
- fso/fsi: 1/6~6

4. Digital Audio Interface Transmitter (DIT) with Through Mode

5. Integrated X'tal Oscillator


6. Master Clock: 256fs/384fs/512fs/768fs/1024fs

7. I2C-bus Control Interface

8. Power Supply: 1.8V±0.1V, 3.3V±0.3V

9. Ta: -20 ~ 85°C


10. Package: 48pin LQFP



■ Ordering Guide

AK4141EQ -20 ~ +85°C 48pin LQFP (0.5mm pitch)
 AKD4141 Evaluation Board for AK4141

■ Pin Layout



PIN/FUNCTION

No.	Pin Name	I/O	Function
1	FILT2	O	PLL Loop Filter 2 Pin A 0.68 μ F capacitor should be connected to GND5 externally. Hi-Z when PDN Pin = "L".
2	IIS	I	Audio Data Format Select Pin. ORed with ODIF bit, ORed with IDIF0 bit. "L": 24bit Left justified if IDIF0 bit = "0"(default) "H": 24/16 bit IIS
3	LRCK5	I	Input Channel Clock 5 Pin
4	SCLK5	I	Audio Serial Data Clock 5 Pin
5	SDTI5	I	Audio Serial Data Input 5 Pin
6	LRCK4	I	Input Channel Clock 4 Pin
7	SCLK4	I	Audio Serial Data Clock 4 Pin
8	SDTI4	I	Audio Serial Data Input 4 Pin Should be synchronized to LRCK and SCLK when SRC is not used.
9	SDTI3	I	Audio Serial Data Input 3 Pin
10	SDTI2	I	Audio Serial Data Input 2 Pin
11	SDTI1	I	Audio Serial Data Input 1 Pin
12	A4M50	I	Decoder Standard Preference Control 0 Pin for 4.5MHz Carrier This pin is internally XORed with A4M50 bit (default = "1").
13	A4M51	I	Decoder Standard Preference Control 1 Pin for 4.5MHz Carrier This pin is internally XORed with A4M51 bit (default = "1").
14	SCL	I	Control Data Clock Pin for I2C bus
15	PDN	I	Power-Down Mode & Reset Pin When "L", the AK4141 is powered-down, all registers are reset. And then all digital output pins go "L". The AK4141 must be reset once upon power-up.
16	MCKI	I	Master Clock Input Pin
17	TXIN	I	S/PDIF Input Pin For through output. No Input Amplifier integrated.
18	DVDD	-	Digital Power Supply Pin, 1.7V~1.9V
19	GND1	-	Ground Pin, 0V
20	GND2	-	Ground Pin, 0V
21	TVDD	-	I/O Buffer Power Supply Pin, 1.7V~3.6V
22	SDA	I/O	Control Data Pin for I2C bus
23	A4M52	I	Decoder Standard Preference Control 2 Pin for 4.5MHz Carrier This pin is internally ORed with A4M52 bit (default = "0").
24	TXOUT	O	S/PDIF Output pin. Outputs "L" when PDN Pin = "L".
25	MCKO	O	Master Clock Output Pin. Outputs "L" when PDN Pin = "L".
26	SCLK	I/O	Audio Serial Data Clock Pin. Outputs "L" when PDN Pin = "L" and MSN Pin = "H". Hi-Z when PDN Pin = "L" and MSN Pin = "L".
27	LRCK	I/O	Input Channel Clock Pin Outputs "L" when PDN Pin = "L" and MSN Pin = "H". Hi-Z when PDN Pin = "L" and MSN Pin = "L".
28	SDTO3	O	Audio Serial Data Output 3 Pin Outputs "L" when PDN Pin = "L".
29	SDTO2	O	Audio Serial Data Output 2 Pin Outputs "L" when PDN Pin = "L".
30	SDTO1	O	Audio Serial Data Output 1 Pin Outputs "L" when PDN Pin = "L".

PIN/FUNCTION

31	INT	O	Interrupt Pin Outputs "L" when PDN Pin = "L".
32	A6M5	I	Decoder Standard Preference Control for 6.5MHz carrier. "L": SECAM L NICAM "H": D/K1, D/K2, D/K3 or D/K NICAM This Pin is internally ORed with A6M5 bit (default = "0").
33	MSN	I	Master Mode Select Pin "L": Slave mode if CKS[2:0] bits = "000"(default) "H": Master mode of MCLK = 256fs if CKS2 bit = "0"(default)
34	CAD0	I	Chip Address 0 pin Should match CAD0 bit in I2C first byte.
35	CAD1	I	Chip Address 1 pin Should match CAD1 bit in I2C first byte.
36	FILT1	O	PLL Loop Filter 1 Pin A 4.7nF capacitor should be connected to GND3 externally. Hi-Z when PDN Pin = "L".
37	VREFH	O	ADC Voltage Reference High Pin A 0.1μF capacitor should be connected to GND3, and another 0.1μF capacitor should be connected to VREFL Pin externally. Hi-Z when PDN Pin = "L".
38	VREFL	O	ADC Voltage Reference Low Pin A 0.1μF capacitor should be connected to GND3 externally. Hi-Z when PDN Pin = "L".
39	GND3	-	Ground Pin, 0V
40	SIF2	I	Sound Intermediate Frequency(SIF) Input 2 Pin
41	VCOM	O	ADC Common Voltage Output Pin. A 1μF capacitor should be connected to GND3 externally. Hi-Z when PDN Pin = "L".
42	SIF1	I	Sound Intermediate Frequency(SIF) Input 1 Pin
43	AVDD1	-	Analog Power Supply Pin, 3.0V~3.6V
44	GND4	-	Ground Pin, 0V
45	XTI	I	X'tal Input Pin
46	XTO	O	X'tal Output Pin. Outputs "L" when PDN pin = "L".
47	GND5	-	Ground Pin, 0V
48	AVDD2	-	Analog Power Supply Pin, 3.0V~3.6V

Note: All digital input pins should not be left floating.

■ Handling of Unused Pin

The unused I/O pins should be processed appropriately as below.

Classification	Pin Name	Setting
Analog	SIF1, SIF2	These pins should be connected to GND through 10nF capacitor.
Digital	TXOUT, MCLKO, SDTO1, SDTO2, SDTO3, INT, LRCK(master mode), SCLK(master mode)	These pins should be open.
	LRCK5, SCLK5, SDTI5, LRCK4, SCLK4, SDTI4, LRCK(slave mode), SCLK(slave mode), SDTI3, SDTI2, SDTI1, A4M50, A4M51, A4M52, A6M5, SCL, MCLKI, TXIN, SDA, IIS, MSN, CAD1, CAD0	These pins should be connected to GND.

ABSOLUTE MAXIMUM RATINGS

(GND1=GND2=GND3=GND4=GND5=0V; [Note 1](#))

Parameter	Symbol	min	max	Units	
Power Supplies	Analog	AVDD	-0.3	4.3	V
	Digital	DVDD	-0.3	2.4	V
	Digital I/O	TVDD	-0.3	4.3	V
Input Current, Any Pin Except Supply	IIN	-	±10	mA	
Analog Input Voltage (SIF1, SIF2 pin)	VINA	-0.3	AVDD+0.3	V	
Digital Input Voltage (Note 2)	VIND	-0.3	TVDD+0.3	V	
Ambient Temperature (powered applied)	Ta	-20	85	°C	
Storage Temperature	Tstg	-65	150	°C	

Note 1. All voltages with respect to ground.

Note 2. LRCK5, SCLK5, SDTI5, LRCK4, SCLK4, SDTI4, LRCK(slave mode), SCLK(slave mode), SDTI3, SDTI2, SDTI1, A4M50, A4M51, A4M52, A6M5, SCL, MCLKI, TXIN, SDA, IIS, MSN, CAD1 and CAD0 pin.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.

www.DataSheet4U.com

RECOMMENDED OPERATING CONDITIONS

(GND1=GND2=GND3=GND4=GND5=0V; [Note 1](#))

Parameter	Symbol	min	typ	max	Units	
Power Supplies	AVDD	AVDD	3.0	3.3	3.6	V
	DVDD	DVDD	1.7	1.8	1.9	V
	TVDD	TVDD	DVDD	3.3	3.6	V

WARNING: AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.

AUDIO CHARACTERISTICS

(Ta=25°C; AVDD=3.3V, DVDD=1.8V, TVDD=3.3V; GND1=GND2=GND3=GND4=GND5=0V; fs=48kHz; SCLK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=50Hz ~ 13kHz; unless otherwise specified)

SIF & Demodulator Parameter	min	typ	max	Units
SIF Input Impedance				
GSEL bit = 0	4.05	4.50		kohm
GSEL bit = 1	5.09	5.66		kohm
SIF Separation (Note 3)	40			dB
AGC step width		0.64		dB
Input Voltage				
1 or 2 FM Carriers				
GSEL bit = "0"	0.1		1.4	Vpp
GSEL bit = "1"	0.1		1.0	Vpp
1 FM and 1 NICAM Carrier				
GSEL bit = "0"	0.1		1.4	Vpp
GSEL bit = "1"	0.1		1.0	Vpp
1 AM and 1 NICAM Carrier				
GSEL bit = "0"	0.1		0.8	Vpp
GSEL bit = "1"	0.1		0.8	Vpp
1 NICAM Only				
GSEL bit = "0"	0.05		1.0	Vpp
GSEL bit = "1"	0.05		1.0	Vpp
Max FM-deviation (approx.)				
Normal			+/-180	kHz
High deviation			+/-360	kHz
Very High Deviation			+/-540	kHz
NICAM Characteristics	min	typ	max	Units
Output level (1kHz, 0dB)	-1.5		+1.5	dB
S/N	74	80		dB
THD+N		0.05	0.15	%
NICAM Bit Error Rate (FM+ NICAM, normal condition)			1	10 ⁻⁷
Frequency response (20 ~ 15kHz, -12dB, dual)	-1		+1	dB
NICAM Crosstalk attenuation (dual)	80			dB
Channel separation (stereo)	80			dB
FM Characteristics (Note 4)	min	typ	max	Units
Output level (1kHz, 0dB)	-1.5		+1.5	dB
S/N	67	73		dB
THD+N		0.1	0.3	%
Frequency response (20 ~ 12kHz, -12dB, dual)	-1		+1	dB
FM Crosstalk attenuation (dual)	75	85		dB
Channel separation (stereo)	30	40		dB
AM Characteristics	min	typ	max	Units
S/N	47	62		dB
THD+N		1.2	3	%
Frequency response (20 ~ 12kHz, -12dB, dual)	-2.5		+1	dB

Note 3. Selected SIF pin is connected to GND through 10nF capacitor.

Note 4. 1 FM-Carrier, 5.5MHz.

AUDIO CHARACTERISTICS (Continued)

(Ta=25°C; AVDD=3.3V, DVDD=1.8V, TVDD=3.3V; GND1=GND2=GND3=GND4=GND5=0V; fs=48kHz; SCLK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=50Hz ~ 13kHz; unless otherwise specified)

EIAJ Characteristics	min	typ	max	Units
S/N				
Stereo	54	60		dB
Sub	54	60		dB
THD+N (1kHz L or R or Sub 100%)				
Stereo		0.3	0.9	%
Sub		0.3	0.9	%
Frequency response				
Stereo (20 ~ 12kHz, 100%EIM)	-1		+1	dB
Sub (20 ~ 12kHz, 100%EIM)	-1		+1	dB
Channel separation (stereo)	30	40		dB

SRC CHARACTERISTICS

(Ta=25°C; AVDD=3.3V, DVDD=1.8V, TVDD=3.3V; GND1=GND2=GND3=GND4=GND5=0V; fs=48kHz; SCLK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz ~ FSO/2; unless otherwise specified)

Parameter	Symbol	min	typ	max	Units
SRC Characteristics:					
Resolution				20	Bits
Input Sample Rate	FSI	8		216	kHz
Output Sample Rate	FSO	32		48	kHz
THD+N (Input = 1kHz, 0dBFS, Note 5)					
FSO/FSI = 48kHz/8kHz		-	-100	-	dB
FSO/FSI = 48kHz/32kHz		-	-100	-	dB
FSO/FSI = 48kHz/192kHz		-	-100	-	dB
Worst Case (FSO/FSI = 32kHz/176.4kHz)		-	-	TBD	dB
Dynamic Range (Input = 1kHz, -60dBFS, A-weighted, Note 5)					
FSO/FSI = 48kHz/8kHz		-	103	-	dB
FSO/FSI = 48kHz/32kHz		-	103	-	dB
FSO/FSI = 48kHz/192kHz		-	103	-	dB
Worst Case (FSO/FSI = 48kHz/32kHz)		TBD	-	-	dB
Ratio between Input and Output Sample Rate	FSO/FSI	1/6		6	-

Note 5. Measured by Audio Precision System Two Cascade.

Power Supplies

Parameter	min	typ	max	Units
Power Supply Current				
Normal Operation (PDN pin = "H")				
TVDD		5	TBD	mA
AVDD1+AVDD2		20	TBD	mA
DVDD		70	TBD	mA
Power-Down Mode (PDN pin = "L"; Note: 1)				
TVDD		10	100	μA
AVDD1+AVDD2		10	100	μA
DVDD		10	100	μA

Note: 1. All digital inputs including clock pins are held at DVDD or GND.

SRC FILTER CHARACTERISTICS

(Ta=25°C; AVDD=3.0 ~ 3.6V, DVDD=1.7V~ 1.9V, TVDD=1.7 ~ 3.6V; GND1=GND2=GND3=GND4=GND5=0V)

Parameter	Symbol	min	typ	max	Units	
Digital Filter						
Passband -0.01dB	$0.985 \leq \text{FSO/FSI} \leq 6.000$	PB	0		0.4583FSI	kHz
	$0.905 \leq \text{FSO/FSI} < 0.985$	PB	0		0.4167FSI	kHz
	$0.714 \leq \text{FSO/FSI} < 0.905$	PB	0		0.3195FSI	kHz
	$0.656 \leq \text{FSO/FSI} < 0.714$	PB	0		0.2852FSI	kHz
	$0.536 \leq \text{FSO/FSI} < 0.656$	PB	0		0.2182FSI	kHz
	$0.492 \leq \text{FSO/FSI} < 0.536$	PB	0		0.2177FSI	kHz
	$0.452 \leq \text{FSO/FSI} < 0.492$	PB	0		0.1948FSI	kHz
	$0.357 \leq \text{FSO/FSI} < 0.452$	PB	0		0.1458FSI	kHz
	$0.324 \leq \text{FSO/FSI} < 0.357$	PB	0		0.1302FSI	kHz
	$0.246 \leq \text{FSO/FSI} < 0.324$	PB	0		0.0917FSI	kHz
	$0.226 \leq \text{FSO/FSI} < 0.246$	PB	0		0.0826FSI	kHz
	$0.1667 \leq \text{FSO/FSI} < 0.226$	PB	0		0.0583FSI	kHz
Stopband	$0.985 \leq \text{FSO/FSI} \leq 6.000$	SB	0.5417FSI			kHz
	$0.905 \leq \text{FSO/FSI} < 0.985$	SB	0.5021FSI			kHz
	$0.714 \leq \text{FSO/FSI} < 0.905$	SB	0.3965FSI			kHz
	$0.656 \leq \text{FSO/FSI} < 0.714$	SB	0.3643FSI			kHz
	$0.536 \leq \text{FSO/FSI} < 0.656$	SB	0.2974FSI			kHz
	$0.492 \leq \text{FSO/FSI} < 0.536$	SB	0.2813FSI			kHz
	$0.452 \leq \text{FSO/FSI} < 0.492$	SB	0.2604FSI			kHz
	$0.357 \leq \text{FSO/FSI} < 0.452$	SB	0.2116FSI			kHz
	$0.324 \leq \text{FSO/FSI} < 0.357$	SB	0.1969FSI			kHz
	$0.246 \leq \text{FSO/FSI} < 0.324$	SB	0.1573FSI			kHz
	$0.226 \leq \text{FSO/FSI} < 0.246$	SB	0.1471FSI			kHz
	$0.1667 \leq \text{FSO/FSI} < 0.226$	SB	0.1020FSI			kHz
Passband Ripple		PR			±0.01	dB
Stopband Attenuation	$0.985 \leq \text{FSO/FSI} \leq 6.000$	SA	102.2			dB
	$0.905 \leq \text{FSO/FSI} < 0.985$	SA	100.4			dB
	$0.714 \leq \text{FSO/FSI} < 0.905$	SA	99.0			dB
	$0.656 \leq \text{FSO/FSI} < 0.714$	SA	101.6			dB
	$0.536 \leq \text{FSO/FSI} < 0.656$	SA	99.5			dB
	$0.492 \leq \text{FSO/FSI} < 0.536$	SA	95.2			dB
	$0.452 \leq \text{FSO/FSI} < 0.492$	SA	96.6			dB
	$0.357 \leq \text{FSO/FSI} < 0.452$	SA	97.0			dB
	$0.324 \leq \text{FSO/FSI} < 0.357$	SA	94.4			dB
	$0.246 \leq \text{FSO/FSI} < 0.324$	SA	95.8			dB
	$0.226 \leq \text{FSO/FSI} < 0.246$	SA	95.0			dB
	$0.1667 \leq \text{FSO/FSI} < 0.226$	SA	73.7			dB
Group Delay	(Note 6)	GD	-	56	-	1/fs

Note 6. This value is the time from the rising edge of LRCK after data is input to rising edge of LRCK after data is output, when LRCK for Output data corresponds with LRCK for Input.

DC CHARACTERISTICS

(Ta=25°C; AVDD=3.0 ~ 3.6V, DVDD=1.7V~ 1.9V, TVDD=1.7 ~ 3.6V; GND1=GND2=GND3=GND4=GND5=0V)

Parameter	Symbol	min	typ	max	Units
High-Level Input Voltage					
TVDD < 2.7V	VIH	80%TVDD	-	-	V
TVDD ≥ 2.7V	VIH	70%TVDD	-	-	V
Low-Level Input Voltage					
TVDD < 2.7V	VIL	-	-	20%TVDD	V
TVDD ≥ 2.7V	VIL	-	-	30%TVDD	V
High-Level Output Voltage (Iout=-400μA)	VOH	TVDD-0.4	-	-	V
Low-Level Output Voltage (Iout= -400μA(except SDA pin), 3mA(SDA pin))	VOL	-	-	0.4	V
Input Leakage Current	Iin	-	-	±10	μA

SWITCHING CHARACTERISTICS

(Ta=-20~ 85°C; AVDD= 3.0~3.6V, DVDD=1.7~1.9V TVDD=1.7~3.6V; GND1=GND2=GND3=GND4=GND5=0V; CL=20pF, Cb=400pF(SDA pin))

Parameter	Symbol	min	typ	max	Units
Crystal Resonator Frequency	fXTAL		256fs		
fs=32kHz			8.192		MHz
fs=44.1kHz			11.2896		MHz
fs=48kHz			12.288		MHz
Master Clock Timing					
Master Clock					
128fs:					
fCLK	fCLK	4.096		6.144	MHz
Pulse Width Low	tCLKL	65			ns
Pulse Width High	tCLKH	65			ns
192fs:					
fCLK	fCLK	6.144		9.216	MHz
Pulse Width Low	tCLKL	43			ns
Pulse Width High	tCLKH	43			ns
256fs:					
fCLK	fCLK	8.192		12.288	MHz
Pulse Width Low	tCLKL	27			ns
Pulse Width High	tCLKH	27			ns
384fs:					
fCLK	fCLK	12.288		18.432	MHz
Pulse Width Low	tCLKL	20			ns
Pulse Width High	tCLKH	20			ns
512fs:					
fCLK	fCLK	16.384		24.576	MHz
Pulse Width Low	tCLKL	16			ns
Pulse Width High	tCLKH	16			ns
768fs:					
fCLK	fCLK	24.576		36.864	MHz
Pulse Width Low	tCLKL	11			ns
Pulse Width High	tCLKH	11			ns
1024fs:					
fCLK	fCLK	32.768		49.152	MHz
Pulse Width Low	tCLKL	8			ns
Pulse Width High	tCLKH	8			ns

www.DataSheet4U.com

SWITCHING CHARACTERISTICS (Continued)

(Ta=-20~85°C; AVDD= 3.0~3.6V, DVDD=1.7~1.9V TVDD=1.7~3.6V; GND1=GND2=GND3=GND4=GND5=0V; C_L=20pF, C_b=400pF(SDA pin))

Parameter (Note 8)	Symbol	min	typ	max	Units
LRCK Timing (Slave Mode)					
Normal mode (TDM="0")					
LRCK Frequency	fs	32		48	kHz
Duty Cycle	Duty	45		55	%
TDM256 mode (TDM="1")					
LRCK Frequency	fs	32		48	kHz
"H" time	tLRH	1/256fs			ns
"L" time	tLRL	1/256fs			ns
SRC Input					
LRCK Frequency	fs	8		192	KHz
Duty Cycle	Duty	45		55	%
LRCK Timing (Master Mode)					
Normal mode (TDM="0")					
LRCK Frequency	fs	32		48	kHz
Duty Cycle	Duty		50		%
TDM256 mode (TDM="1")					
LRCK Frequency	fs	32		48	kHz
"H" time (Note 7)	tLRH		1/8fs		ns
Audio Interface Timing (Slave mode)					
Normal mode (TDM="0")					
SCLK Period	tBCK	160			ns
SCLK Pulse Width Low	tBCKL	65			ns
Pulse Width High	tBCKH	65			ns
LRCK Edge to SCLK "↑" (Note 9)	tLRB	30			ns
SCLK "↑" to LRCK Edge (Note 9)	tBLR	30			ns
LRCK to SDTO(MSB) (Except I ² S mode)	tLRS			35	ns
SCLK "↓" to SDTO	tBSD			35	ns
SDTI Hold Time	tSDH	10			ns
SDTI Setup Time	tSDS	10			ns
TDM256 mode (TDM="1")					
SCLK Period	tBCK	81			ns
SCLK Pulse Width Low	tBCKL	32			ns
Pulse Width High	tBCKH	32			ns
LRCK Edge to SCLK "↑" (Note 9)	tLRB	20			ns
SCLK "↑" to LRCK Edge (Note 9)	tBLR	20			ns
SCLK "↓" to SDTO	tBSD			20	ns
TDMIN Hold Time	tSDH	10			ns
TDMIN Setup Time	tSDS	10			ns
SRC Input (Note 10)					
SCLK Period	tBCK	81			ns
SCLK Pulse Width Low	tBCKL	32			ns
Pulse Width High	tBCKH	32			ns
LRCK Edge to SCLK "↑" (Note 9)	tLRB	20			ns
SCLK "↑" to LRCK Edge (Note 9)	tBLR	20			ns
SDTI Hold Time	tSDH	10			ns
SDTI Setup Time	tSDS	10			ns

SWITCHING CHARACTERISTICS (Continued)

(Ta=-20~85°C; AVDD=3.0~3.6V, DVDD=1.7~1.9V TVDD=1.7~3.6V; GND1=GND2=GND3=GND4=GND5=0V; CL=20pF, Cb=400pF(SDA pin))

Parameter (Note 8)	Symbol	min	typ	max	Units
Audio Interface Timing (Master mode)					
Normal mode (TDM="0")					
SCLK Frequency	fBCK		64fs		Hz
SCLK Duty	dBCK		50		%
SCLK "↓" to LRCK	tMBLR	-20		20	ns
SCLK "↓" to SDTO	tBSD	-40		40	ns
TDM256 mode (TDM="1")					
SCLK Frequency	fBCK		256fs		Hz
SCLK Duty (Note 11)	dBCK		50		%
SCLK "↓" to LRCK	tMBLR	-12		12	ns
SCLK "↓" to SDTO	tBSD	-20		20	ns
TDMIN Hold Time	tSDH	10			ns
TDMIN Setup Time	tSDS	10			ns
Power-Down & Reset Timing					
PDN Pulse Width (Note 12)	tPD	150			ns
PDN "↑" to SDTO valid (Note 13)	tPDV		TBD		1/fs

Note 7. "L" time at I²S format.

Note 8. SCLK= SCLK/SCLK4/SCLK5, LRCK= SCLK/LRCK4/LRCK5 unless otherwise specified.

Note 9. SCLK rising edge must not occur at the same time as LRCK edge.

Note 10. SCLK= SCLK4/SCLK5, LRCK= LRCK4/LRCK5.

Note 11. This value is MCLK=512fs. Duty cycle is not guaranteed when MCLK=256fs/384fs.

Note 12. The AK4141 can be reset by bringing the PDN pin = "L".

Note 13. This cycle is the number of LRCK rising edges from the PDN pin = "H".

Parameter	Symbol	min	typ	max	Units
Control Interface Timing (I²C Bus):					
SCL Clock Frequency	fSCL	-		400	kHz
Bus Free Time Between Transmissions	tBUF	1.3		-	μs
Start Condition Hold Time (prior to first clock pulse)	tHD:STA	0.6		-	μs
Clock Low Time	tLOW	1.3		-	μs
Clock High Time	tHIGH	0.6		-	μs
Setup Time for Repeated Start Condition	tSU:STA	0.6		-	μs
SDA Hold Time from SCL Falling (Note 14)	tHD:DAT	0		0.9	μs
SDA Setup Time from SCL Rising	tSU:DAT	0.1		-	μs
Rise Time of Both SDA and SCL Lines	tR	-		0.3	μs
Fall Time of Both SDA and SCL Lines	tF	-		0.3	μs
Setup Time for Stop Condition	tSU:STO	0.6		-	μs
Pulse Width of Spike Noise Suppressed by Input Filter	tSP	0		50	ns
Capacitive load on bus	Cb	0		400	pF

Note 14. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.

Note 15. I²C is a registered trademark of Philips Semiconductors.

■ Timing Diagram




Figure 1. Clock Timing (TDM bit = "0")




Figure 2. Clock Timing (TDM bit = "1")




Figure 3. Audio Interface Timing (Slave mode, Normal Mode)




Figure 4. Audio Interface Timing (Slave mode, TDM Mode)




Figure 5. Audio Interface Timing (Master mode, Normal Mode)




Figure 6. Audio Interface Timing (Master mode, TDM Mode)




Figure 7. Power Down & Reset Timing





Figure 8. I²C Bus mode Timing

PACKAGE

48pin LQFP(Unit:mm)




■ Package & Lead frame material

- Package molding compound: Epoxy
- Lead frame material: Cu
- Lead frame surface treatment: Solder (Pb free) plate

www.DataSheet4U.com

MARKING



XXXXXXXX: Date code identifier

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
- AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKEMD products are neither intended nor authorized for use as critical components^{Note1)} in any safety, life support, or other hazard related device or system^{Note2)}, and AKEMD assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKEMD. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any and all claims arising from the use of said product in the absence of such notification.

Thank you for your access to AKEMD products information.
More detail product information is available, please contact our
sales office or authorized distributors.