



GENERAL DESCRIPTION

The AK4642 features a 16-bit stereo CODEC with a built-in Microphone-Amplifier, Headphone-Amplifier and Speaker-Amplifier. Input circuits include a Microphone-Amplifier and an ALC (Auto Level Control) circuit that is suitable for portable application with recording/playback function. The AK4642 is available in a 32pin QFN, utilizing less board space than competitive offerings.

FEATURES

1. Resolution: 16bits
2. Recording Function
 - Stereo Mic Input (Full-differential or Single-ended)
 - Stereo Line Input
 - MIC Amplifier (+32dB/+26dB/+20dB or 0dB)
 - Digital ALC (Automatic Level Control)
 - (+36dB ~ -54dB, 0.375dB Step, Mute)
 - ADC Performance: S/(N+D): 83dB, DR, S/N: 86dB (MIC-Amp=+20dB)
S/(N+D): 88dB, DR, S/N: 95dB (MIC-Amp=0dB)
 - Wind-noise Reduction Filter
 - Stereo Separation Emphasis
3. Playback Function
 - Digital De-emphasis Filter (tc=50/15 μ s, fs=32kHz, 44.1kHz, 48kHz)
 - Digital Volume (+12dB ~ -115.0dB, 0.5dB Step, Mute)
 - Digital ALC (Automatic Level Control)
 - (+36dB ~ -54dB, 0.375dB Step, Mute)
 - Stereo Separation Emphasis
 - Stereo Line Output
 - Performance: S/(N+D): 88dB, S/N: 92dB
 - Stereo Headphone-Amp
 - S/(N+D): 70dB, S/N: 90dB
 - Output Power: 15mW@16 Ω (HVDD=3.3V)
 - Pop Noise Free at Power ON/OFF
 - Mono Speaker-Amp
 - S/(N+D): 50dB@240mW, S/N: 90dB
 - BTL Output
 - Available for both Dynamic and Piezo Speaker
 - Output Power: 400mW@8 Ω (HVDD=3.3V)
3.0Vrms@50 Ω (HVDD=5V)
 - Beep Input
4. Power Management
5. Master Clock:
 - (1) PLL Mode
 - Frequencies:
 - 11.2896MHz, 12MHz, 12.288MHz, 13.5MHz, 24MHz, 27MHz (MCKI pin)
 - 1fs (LRCK pin)
 - 32fs or 64fs (BICK pin)
 - (2) External Clock Mode
 - Frequencies: 256fs, 512fs or 1024fs (MCKI pin)
6. Output Master Clock Frequencies: 32fs/64fs/128fs/256fs

7. Sampling Rate:

- PLL Slave Mode (LRCK pin): 7.35kHz ~ 48kHz
- PLL Slave Mode (BICK pin): 7.35kHz ~ 48kHz
- PLL Slave Mode (MCKI pin):
8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz
- PLL Master Mode:
8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz
- EXT Slave Mode:
7.35kHz ~ 48kHz (256fs), 7.35kHz ~ 26kHz (512fs), 7.35kHz ~ 13kHz (1024fs)

8. μ P I/F: 3-wire Serial, I²C Bus

9. Master/Slave mode

10. Audio Interface Format: MSB First, 2's compliment

- ADC : 16bit MSB justified, I²S
- DAC : 16bit MSB justified, 16bit LSB justified, I²S

11. Ta = -40 ~ 85°C (SPK-Amp=OFF)

-40 ~ 70°C (SPK-Amp=ON)

12. Power Supply:

- AVDD, DVDD: 2.6 ~ 3.6V (typ. 3.3V)
- HVDD: 2.6 ~ 5.25V (typ. 3.3V/5.0V)

13. Package: 32pin QFN (5.2mm x 5.2mm)

14. Register Upper-Compatible with Mono CODEC (AK4536/4630/4631)

■ Block Diagram





Figure 1. Block Diagram

■ Ordering Guide

AK4642VN -40 ~ +85°C 32pin n QFN (0.4mm pitch)
 AKD4642 Eva Evaluation board for AK4642

■ Pin Layout



■ Comparison with AK4537

Function AK4537		AK4642
Mic Input	Single-ended	Single-ended / Full-differential
Stereo Mic Input	1-Input	2-Input selectable
MIC-Power	2-Output, $R_L=2k\Omega$ (min)	1-Output, $R_L=0.5k\Omega$ (min)
MIC-Amp	+20dB or 0dB	+32dB/+26dB/+20dB or 0dB
MIC ALC	+27.5dB to -8dB, 0.5dB step	+36dB to -54dB, 0.375dB step, Mute
Wind-noise Reduction Filter	N/A	Available
Stereo Separation Emphasis	N/A	Available
Mono Mic Mode	N/A	Available
ALC for Playback	SP only, +18dB to -8dB	Line/HP/SP, +36dB to -54dB
DATT	0 to -127dB, Mute	+12 to -115dB, Mute
Bass Boost	+5.74dB/+5.94dB/+16.04dB@20Hz	+5.76dB/+10.80dB/+16.06dB@20Hz
DAC Digital Filter Stopband Attenuation	43dB	59dB
Line Output Level	1.98Vpp	1.98Vpp/2.50Vpp
Usage for Piezo Speaker	N/A	Available
PLL Input Frequency	11.2896MHz, 12MHz, 12.288MHz	11.2896MHz, 12MHz, 12.288MHz, 13.5MHz, 24MHz, 27MHz
μ P I/F	4-wire/I ² C(100kHz mode)	3-wire/I ² C(400kHz mode)
X'tal	Available	N/A
MCKI AC Input	Available	N/A
MCKI Pull-down	Available	N/A
Analog Loopback	Available	N/A
Mono Line Output	Available	N/A
Stereo Beep Input	Available	N/A
Power Supply (HVDD)	2.4 ~ 3.6V	2.6 ~ 5.25V
Package	52pin QFN (7.2mm x 7.2mm)	32pin QFN (5.2mm x 5.2mm)
Register Map		No Compatibility

■ Comparison with AK4631

Function AK4631		AK4642
Mic Input	Single-ended	Single-ended / Full-differential
Stereo Mic Input	N/A	Available
ADC	Mono	Stereo
MIC ALC	+27.5dB to -8dB, 0.5dB step	+36dB to -54dB, 0.375dB step, Mute
Wind-noise Reduction Filter	N/A	Available
Stereo Separation Emphasis	N/A	Available
ALC for Playback	SP only, +18dB to -8dB	Line/HP/SP, +36dB to -54dB
Soft Mute	N/A	Available
Bass Boost	N/A	Available
De-emphasis	N/A	Available
DAC	Mono	Stereo
HP-Amp	N/A	Available
Line Output	Mono	Stereo
Line Output Level	1.98Vpp	1.98Vpp/2.50Vpp
μP I/F	3-wire	3-wire/I ² C
MCKI Pull-down	Available	N/A
Analog Loopback	Available	N/A
DSP Mode	Available	N/A
Package	28pin QFN (5.2mm x 5.2mm)	32pin QFN (5.2mm x 5.2mm)
Register Map		Upper-compatible (Difference: ALC parameter, Analog Loopback & DSP Mode Removed)

■ Register Compatibility with AK4631

AK4631

Addr	Register Name	D7 D6	D5	D4 D	3	D2 D1	D0		
00H	Power Management 1	0	PMVCM	PMBP	PMSPK	PMAO	PMDAC	PMMIC	PMADC
01H	Power Management 2	0	0	0	0	M/S	MCKPD	MCKO	PMPLL
02H	Signal Select 1	SPPS	BEEPS	ALC2S	DACA	DACM	MPWR	MICAD	MGAIN0
03H	Signal Select 2	0	AOPSN	MGAIN1	SPKG1	SPKG0	BEEPA	ALC1M	ALC1A
04H	Mode Control 1	PLL3	PLL2	PLL1	PLL0	BCKO1	BCKO0	DIF1	DIF0
05H	Mode Control 2	0	0	FS3	MSBS	BCKP	FS2	FS1	FS0
06H	Timer Select	DVTM	ROTM	ZTM1	ZTM0	WTM1	WTM0	LTM1	LTM0
07H	ALC Mode Control 1	0	ALC2	ALC1	ZELM	LMAT1	LMAT0	RATT	LMTH
08H	ALC Mode Control 2	0	REF6	REF5	REF4	REF3	REF2	REF1	REF0
09H	Input PGA Control	0	IPGA6	IPGA5	IPGA4	IPGA3	IPGA2	IPGA1	IPGA0
0AH	Digital Volume Control	DVOL7	DVOL6	DVOL5	DVOL4	DVOL3	DVOL2	DVOL1	DVOL0
0BH	ALC2 Mode Control	0	0	RFS5	RFS4	RFS3	RFS2	RFS1	RFS0

AK4642

Addr	Register Name	D7	D6 D5	D4 D3	D2	D1 D0			
00H	Power Management 1	0	PMVCM	PMBP	PMSPK	PML0	PMDAC	0	PMADL
01H	Power Management 2	0	HPMTN	PMHPL	PMHPR	M/S	0	MCKO	PMPLL
02H	Signal Select 1	SPPSN	BEEPS	DACS	DACL	0	PMMP	0	MGAIN0
03H	Signal Select 2	LOVL	LOPS	MGAIN1	SPKG1	SPKG0	BEEPL	0	0
04H	Mode Control 1	PLL3	PLL2	PLL1	PLL0	BCKO	0	DIF1	DIF0
05H	Mode Control 2	PS1	PS0	FS3	0	0	FS2	FS1	FS0
06H	Timer Select	DVTM	0	ZTM1	ZTM0	WTM1	WTM0	0	0
07H	ALC Mode Control 1	0	0	ALC	ZELMN	LMAT1	LMAT0	RGAIN0	LMTH0
08H	ALC Mode Control 2	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
09H	Lch Input Volume Control	IVL7	IVL6	IVL5	IVL4	IVL3	IVL2	IVL1	IVL0
0AH	Lch Digital Volume Control	DVL7	DVL6	DVL5	DVL4	DVL3	DVL2	DVL1	DVL0
0BH	ALC Mode Control 3	RGAIN1	LMTH1	0	0	0	0	0	0
0CH to 1FH		Additional Function for AK4642 only							

Bits which are not needed for AK4642

PIN/FUNCTION			
No.	Pin Name	I/O	Function
1	MPWR	O	MIC Power Supply Pin
2	V _{COM}	O	Common Voltage Output Pin, 0.45 x AVDD Bias voltage of ADC inputs and DAC outputs.
3	AVSS	-	Analog Ground Pin
4	AVDD	-	Analog Power Supply Pin
5	V _{COC}	O	Output Pin for Loop Filter of PLL Circuit This pin should be connected to AVSS with one resistor and capacitor in series.
6	I ² C	I	Control Mode Select Pin “H”: I ² C Bus, “L”: 3-wire Serial
7	P _{DN}	I	Power-Down Mode Pin “H”: Power-up, “L”: Power-down, reset and initializes the control register.
8	CSN	I	Chip Select Pin (I2C pin = “L”)
	CAD0	I	Chip Address 1 Select Pin (I2C pin = “H”)
9	CCLK	I	Control Data Clock Pin (I2C pin = “L”)
	SCL	I	Control Data Clock Pin (I2C pin = “H”)
10	CDTI	I	Control Data Input Pin (I2C pin = “L”)
	SDA	I/O	Control Data Input Pin (I2C pin = “H”)
11	SDTI	I	Audio Serial Data Input Pin
12	SDTO	O	Audio Serial Data Output Pin
13	LRCK	I/O	Input / Output Channel Clock Pin
14	BICK	I/O	Audio Serial Data Clock Pin
15	DVDD	-	Digital Power Supply Pin
16	DVSS	-	Digital Ground Pin
17	MCKI	I	External Master Clock Input Pin
18	MCKO	O	Master Clock Output Pin
19	SPN	O	Speaker Amp Negative Output Pin
20	SPP	O	Speaker Amp Positive Output Pin
21	HVDD	-	Headphone & Speaker Amp Power Supply Pin
22	HVSS	-	Headphone & Speaker Amp Ground Pin
23	HPR	O	Rch Headphone-Amp Output Pin
24	HPL	O	Lch Headphone-Amp Output Pin
25	MUTET	O	Mute Time Constant Control Pin Connected to HVSS pin with a capacitor for mute time constant.
26	ROUT	O	Rch Stereo Line Output Pin
27	LOUT	O	Lch Stereo Line Output Pin
28	BEEP	I	Mono Beep Signal Input Pin
29	RIN2	I	Rch Analog Input 2 Pin (MDIF2 bit = “0”)
	IN2-	I	Microphone Negative Input 2 Pin (MDIF2 bit = “1”)
30	LIN2	I	Lch Analog Input 2 Pin (MDIF2 bit = “0”)
	IN2+	I	Microphone Positive Input 2 Pin (MDIF2 bit = “1”)
31	LIN1	I	Lch Analog Input 1 Pin (MDIF1 bit = “0”)
	IN1-	I	Microphone Negative Input 1 Pin (MDIF1 bit = “1”)
32	RIN1	I	Rch Analog Input 1 Pin (MDIF1 bit = “0”)
	IN1+	I	Microphone Positive Input 1 Pin (MDIF1 bit = “1”)

Note 1. All input pins except analog input pins (BEEP, LIN1, RIN1, LIN2, RIN2) should not be left floating.

Note 2. AVDD or AVSS voltage should be input to I2C pin.

■ Handling of Unused Pin

The unused I/O pins should be processed appropriately as below.

Classification P	in Name	Setting
Analog	MPWR, VCOC, SPN, SPP, HPR, HPL, MUTET, ROUT, LOUT, BEEP, RIN2/IN2-, LIN2/IN2+, LIN1/IN1-, RIN1/IN1+	These pins should be open.
Digital	MCKO ----- MCKI	This pin should be open. ----- This pin should be connected to DVSS.

ABSOLUTE MAXIMUM RATINGS

(AVSS, DVSS, HVSS=0V; Note 3)

Parameter S		ymbol	min	max	Units
Power Supplies: Digi	Analog	AVDD	-0.3	6.0 V	
	Digi	DVDD	-0.3	6.0 V	
	Headphone-Amp / Speaker-Amp	HVDD	-0.3	6.0 V	
	AVSS – DVSS (Note 4)	ΔGND1	- 0.3		V
	AVSS – HVSS (Note 4)	ΔGND2	- 0.3		V
Input Current, Any Pin Except Supplies		IIN	-	±10	mA
Analog Input Voltage (Note 5)		VINA	-0.3	AVDD+0.3	V
Digital Input Voltage (Note 6)		VIND	-0.3	DVDD+0.3	V
Ambient Temperature (powered applied)		Ta	-40	85	°C
Storage Temperature		Tstg	-65	150	°C
Maximum Power Dissipation (Note 7)	Ta=85°C (Note 8)	Pd1 -		400	mW
	Ta=70°C (Note 9)	Pd2 -		550	mW

Note 3. All voltages with respect to ground.

Note 4. AVSS, DVSS and HVSS must be connected to the same analog ground plane.

Note 5. I2C, BEEP, RIN2/IN2-, LIN2/IN2+, LIN1/IN1-, RIN1/IN1+ pins

Note 6. PDN, CSN/CAD0, CCLK/SCL, CDTI/SDA, SDTI, LRCK, BICK, MCKI pins

Note 7. In case that PCB wiring density is 100%. This power is the AK4642 internal dissipation that does not include power of externally connected speaker and headphone.

Note 8. Speaker-Amp is not available.

Note 9. Speaker-Amp is available.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS

(AVSS, DVSS, HVSS=0V; Note 3)

Parameter Symbol			min typ		Max	Units
Power Supplies (Note 10)	Analog	AVDD	2.6	3.3	3.6	V
	Digital	DVDD	2.6	3.3	3.6	V
	HP / SPK-Amp (Note 11)	HVDD	2.6	3.3 / 5.0	5.25	V
	Difference	AVDD-DVDD	-0.3	0 +0.3		V

Note 3. All voltages with respect to ground.

Note 10. The power-up sequence between AVDD, DVDD and HVDD is not critical. When the power supplies are partially powered OFF, the AK4642 must be reset by bringing PDN pin "L" after these power supplies are powered ON again.

Note 11. HVDD = 2.6 ~ 3.6V when 8Ω dynamic speaker is connected to the AK4642.

* AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

ANALOG CHARACTERISTICS

(Ta=25°C; AVDD, DVDD, HVDD=3.3V; AVSS=DVSS=HVSS=0V; fs=44.1kHz, BICK=64fs;

Signal Frequency=1kHz; 16bit Data; Measurement frequency=20Hz ~ 20kHz; unless otherwise specified)

Parameter		min	ty	p	max	Units
MIC Amplifier: LIN1, RIN1, LIN2, RIN2 pins; MDIF1 = MDIF2 bits = "0" (Single-ended inputs)						
Input Resistance	MGAIN1-0 bits = "00"	40		60	80	kΩ
	MGAIN1-0 bits = "01", "10" or "11"	20		30	40	kΩ
Gain	MGAIN1-0 bits = "00"	-		0	-	dB
	MGAIN1-0 bits = "01"	-		+20	-	dB
	MGAIN1-0 bits = "10"	-		+26	-	dB
	MGAIN1-0 bits = "11"	-		+32	-	dB
MIC Amplifier: IN1+, IN1-, IN2+, IN2- pins; MDIF1 = MDIF2 bits = "1" (Full-differential input)						
Maximum Input Voltage (Note 12)						
	MGAIN1-0 bits = "01"	-		-	0.228	Vpp
	MGAIN1-0 bits = "10"	-		-	0.114	Vpp
	MGAIN1-0 bits = "11"	-		-	0.057	Vpp
MIC Power Supply: MPWR pin						
Output Voltage (Note 13)		2.22		2.47	2.72	V
Load Resistance		0.5		-	-	kΩ
Load Capacitance		-		-	30	pF
ADC Analog Input Characteristics: LIN1/RIN1/LIN2/RIN2 pins → ADC → IVOL, IVOL=0dB, ALC=OFF						
Resolution -				-	16	Bits
Input Voltage (Note 14)	(Note 15)	0.168		0.198	0.228	Vpp
	(Note 16)	1.68		1.98	2.28	Vpp
S/(N+D) (-1dBFS)	(Note 15)	71		83	-	dBFS
	(Note 16)	-		88	-	dBFS
D-Range (-60dBFS, A-weighted)	(Note 15)	76		86	-	dB
	(Note 16)	-		95	-	dB
S/N (A-weighted)	(Note 15)	76		86	-	dB
	(Note 16)	-		95	-	dB
Interchannel Isolation	(Note 15)	75		90	-	dB
	(Note 16)	-		100	-	dB
Interchannel Gain Mismatch	(Note 15)	-		0.1	0.8	dB
	(Note 16)	-		0.1	0.8	dB

Note 12. The voltage difference between IN1/2+ and IN1/2- pins. AC coupling capacitor should be inserted in series at each input pin. Full-differential mic input is not available at MGAIN1-0 bits = "00". Maximum input voltage of IN1+, IN1-, IN2+ and IN2- pins is proportional to AVDD voltage, respectively.

Vin = 0.069 x AVDD (max)@MGAIN1-0 bits = "01", 0.035 x AVDD (max)@MGAIN1-0 bits = "10", 0.017 x AVDD (max)@MGAIN1-0 bits = "11".

When the signal larger than above value is input to IN1+, IN1-, IN2+ or IN2- pin, ADC does not operate normally.

Note 13. Output voltage is proportional to AVDD voltage. Vout = 0.75 x AVDD (typ)

Note 14. Input voltage is proportional to AVDD voltage. Vin = 0.06 x AVDD (typ)@MGAIN1-0 bits = "01" (+20dB), Vin = 0.6 x AVDD (typ)@MGAIN1-0 bits = "00" (0dB)

Note 15. MGAIN1-0 bits = "01" (+20dB)

Note 16. MGAIN1-0 bits = "00" (0dB)

Parameter		min	typ	max	Units
DAC Characteristics:					
Resolution		-	-	16	Bits
Stereo Line Output Characteristics: DAC → LOUT, ROUT pins, ALC=OFF, IVOL=0dB, DVOL=0dB, LOVL bit = "0", RL=10kΩ					
Output Voltage (Note 17)	LOVL bit = "0"	1.78	1.98	2.18	Vpp
	LOVL bit = "1"	2.25	2.50	2.75	Vpp
S/(N+D) (-3dBFS)		78	88	-	dBFS
S/N (A-weighted)		82	92	-	dB
Interchannel Isolation		80	100	-	dB
Interchannel Gain Mismatch		-	0.1	0.5	dB
Load Resistance		10	-	-	kΩ
Load Capacitance		-	-	30	pF
Headphone-Amp Characteristics: DAC → HPL/HPR pins, ALC=OFF, IVOL=0dB, DVOL=0dB					
Output Voltage (Note 18)	(Note 19)	1.58	1.98	2.38	Vpp
	(Note 20)	2.40	3.00	3.60	Vpp
S/(N+D) (-3dBFS)	(Note 19)	60	70	-	dBFS
	(Note 20)	-	80	-	dBFS
S/N (A-weighted)	(Note 19)	80	90	-	dB
	(Note 20)	-	90	-	dB
Interchannel Isolation	(Note 19)	65	75	-	dB
	(Note 20)	-	80	-	dB
Interchannel Gain Mismatch	(Note 19)	-	0.1	0.8	dB
	(Note 20)	-	0.1	0.8	dB
Load Resistance	(Note 19)	20	-	-	Ω
	(Note 20)	100	-	-	Ω
Load Capacitance	C1 in Figure 2	-	-	30	pF
	C2 in Figure 2	-	-	300	pF

Note 17. Output voltage is proportional to AVDD voltage. $V_{out} = 0.6 \times AVDD$ (typ)@LOVL bit = "0".

Note 18. Output voltage is proportional to AVDD voltage.

$V_{out} = 0.6 \times AVDD$ (typ)@HPG bit = "0", $0.91 \times AVDD$ (typ)@HPG bit = "1".

Note 19. HPG bit = "0", HVDD=3.3V, RL=22.8Ω.

Note 20. HPG bit = "1", HVDD=5V, RL=100Ω.




Figure 2. Headphone-Amp output circuit

Parameter		min typ		max	Units
Speaker-Amp Characteristics: DAC → SPP/SPN pins, ALC=OFF, IVOL=0dB, DVOL=0dB, R _L =8Ω, BTL, HVDD=3.3V					
Output Voltage (Note 21)					
	SPKG1-0 bits = "00", -0.5dBFS (Po=150mW)	2.49	3.11	3.73	V _{pp}
	SPKG1-0 bits = "01", -0.5dBFS (Po=240mW)	- 3.92	-	-	V _{pp}
	SPKG1-0 bits = "10", -2.5dBFS (Po=400mW)	- 1.79	-	-	V _{rms}
S/(N+D)					
	SPKG1-0 bits = "00", -0.5dBFS (Po=150mW)	- 60	-	-	dB
	SPKG1-0 bits = "01", -0.5dBFS (Po=240mW)	20	50	-	dB
	SPKG1-0 bits = "10", -2.5dBFS (Po=400mW)	- 20	-	-	dB
S/N (A-weighted)					
		80	90	-	dB
Load Resistance					
		8	-	-	Ω
Load Capacitance					
		-	-	30	pF
Speaker-Amp Characteristics: DAC → SPP/SPN pins, ALC=OFF, IVOL=0dB, DVOL=0dB, C _L =3μF, R _{serial} =10Ω x 2, R _L =50Ω, BTL, HVDD=5.0V					
Output Voltage (Note 21)	SPKG1-0 bits = "10", 0dBFS	-	6.75	-	V _{pp}
	SPKG1-0 bits = "11", 0dBFS	6.80	8.50	10.20	V _{pp}
S/(N+D) (Note 22)	SPKG1-0 bits = "10", 0dBFS	-	60	-	dB
	SPKG1-0 bits = "11", 0dBFS	40	50	-	dB
S/N (A-weighted)					
		80	90	-	dB
Load Resistance (Note 23)					
		50	-	-	Ω
Load Capacitance (Note 23)					
		-	-	3	μF
BEEP Input: BEEP pin (External Input Resistance=20kΩ)					
Maximum Input Voltage (Note 24)					
		-	1.98	-	V _{pp}
Gain (Note 25)					
BEEP → LOU _T /ROU _T	LOVL bit = "0"	-4.5	0	+4.5	dB
	LOVL bit = "1"	-	-	+2	dB
BEEP → HPL/HPR	HPG bit = "0"	-24.5	-20	-15.5	dB
	HPG bit = "1"	-	-16.4	-	dB
BEEP → SPP/SPN					
	ALC bit = "0", SPKG1-0 bits = "00"	-0.57	+4.43	+8.93	dB
	ALC bit = "0", SPKG1-0 bits = "01"	-	+6.43	-	dB
	ALC bit = "0", SPKG1-0 bits = "10"	-	+10.65	-	dB
	ALC bit = "0", SPKG1-0 bits = "11"	-	+12.65	-	dB
	ALC bit = "1", SPKG1-0 bits = "00"	-	+6.43	-	dB
	ALC bit = "1", SPKG1-0 bits = "01"	-	+8.43	-	dB
	ALC bit = "1", SPKG1-0 bits = "10"	-	+12.65	-	dB
	ALC bit = "1", SPKG1-0 bits = "11"	-	+14.65	-	dB

Note 21. Output voltage is proportional to AVDD voltage.

$$V_{out} = 0.94 \times AVDD(\text{typ}) @ \text{SPKG1-0 bits} = "00", 1.19 \times AVDD(\text{typ}) @ \text{SPKG1-0 bits} = "01", 2.05 \times AVDD(\text{typ}) @ \text{SPKG1-0 bits} = "10", 2.58 \times AVDD(\text{typ}) @ \text{SPKG1-0 bits} = "11" \text{ at Full-differential output.}$$

Note 22. In case of measuring at SPP and SPN pins.

Note 23. Load impedance is total impedance of series resistance and piezo speaker impedance at 1kHz in Figure 33. Load capacitance is capacitance of piezo speaker. When piezo speaker is used, 10Ω or more series resistors should be connected at both SPP and SPN pins, respectively.

Note 24. Maximum voltage is in proportion to both AVDD and external input resistance (R_{in}). $V_{in} = 0.6 \times AVDD \times R_{in} / 20k\Omega$ (typ).

Note 25. The gain is in inverse proportion to external input resistance.

Parameter	min	typ	max	Units
Power Supplies:				
Power-Up (PDN pin = "H")				
All Circuit Power-up:				
AVDD+DVDD (Note 26)	-	15	23	mA
HVDD: HP-Amp Normal Operation No Output (Note 27)	- 5		8	mA
HVDD: SPK-Amp Normal Operation No Output (Note 28)	- 8		24	mA
Power-Down (PDN pin = "L") (Note 29)				
AVDD+ DVDD+HVDD	-	10	100	μA

- Note 26. PLL Master Mode (MCKI=12.288MHz) and PMADL = PMADR = PMDAC = PML0 = PMHPL = PMHPR = PMSPK = PMVCM = PMPLL = MCKO = PMBP = PMMP = M/S bits = "1". MPWR pin outputs 0mA. AVDD=11mA(typ), DVDD=4mA(typ). EXT Slave Mode (PMPLL = M/S = MCKO bits = "0"): AVDD=10mA(typ), DVDD=3mA(typ).
- Note 27. PMADL = PMADR = PMDAC = PML0 = PMHPL = PMHPR = PMVCM = PMPLL = PMBP bits = "1" and PMSPK bit = "0".
- Note 28. PMADL = PMADR = PMDAC = PML0 = PMSPK = PMVCM = PMPLL = PMBP bits = "1" and PMHPL = PMHPR bits = "0".
- Note 29. All digital input pins are fixed to DVDD or DVSS.

FILTER CHARACTERISTICS							
(Ta=25°C; AVDD, DVDD=2.6 ~ 3.6V; HVDD=2.6 ~ 5.25V; fs=44.1kHz; DEM=OFF; FIL1=FIL3=EQ=OFF)							
Parameter Symbol			min	typ	max	Units	
ADC Digital Filter (Decimation LPF):							
Passband (Note 30)	±0.16dB	PB	0	-	17.3	kHz	
	-0.66dB	-		19.4	-	kHz	
	-1.1dB	-		19.9	-	kHz	
	-6.9dB	-		22.1	-	kHz	
Stopband SB			26.1	-	-	kHz	
Passband Ripple		PR	-	-	±0.1	dB	
Stopband Attenuation		SA	73	-	-	dB	
Group Delay (Note 31)		GD	-	19	-	1/fs	
Group Delay Distortion		ΔGD	-	0	-	μs	
ADC Digital Filter (HPF): (Note 32)							
Frequency Response (Note 30)	-3.0dB	FR	-	0.9	-	Hz	
	-0.5dB	-		2.7	-	Hz	
	-0.1dB	-		6.0	-	Hz	
DAC Digital Filter (LPF):							
Passband (Note 30)	±0.1dB	PB	0	-	19.6	kHz	
	-0.7dB	-		20.0	-	kHz	
	-6.0dB	-		22.05	-	kHz	
Stopband SB			25.2	-	-	kHz	
Passband Ripple		PR	-	-	±0.01	dB	
Stopband Attenuation		SA	59	-	-	dB	
Group Delay (Note 31)		GD	-	22	-	1/fs	
DAC Digital Filter (LPF) + SCF:							
Frequency Response: 0 ~ 20.0kHz		FR	-	±1.0	-	dB	
DAC Digital Filter (HPF): (Note 32)							
Frequency Response (Note 30)	-3.0dB	FR	-	0.9	-	Hz	
	-0.5dB	-		2.7	-	Hz	
	-0.1dB	-		6.0	-	Hz	
BOOST Filter: (Note 33)							
Frequency Response	MIN	20Hz	FR	-	5.76	-	dB
		100Hz		-	2.92	- dB	
		1kHz		-	0.02	- dB	
	MID	20Hz	FR	-	10.80	-	dB
		100Hz		-	6.84	- dB	
		1kHz		-	0.13	- dB	
	MAX	20Hz	FR	-	16.06	-	dB
		100Hz		-	10.54	- dB	
		1kHz		-	0.37	- dB	

Note 30. The passband and stopband frequencies scale with fs (system sampling rate).

For example, ADC is PB=0.454*fs (@-1.0dB). Each response refers to that of 1kHz.

Note 31. The calculated delay time caused by digital filtering. This time is from the input of analog signal to setting of the 16-bit data of both channels from the input register to the output register of the ADC. This time includes the group delay of the HPF. For the DAC, this time is from setting the 16-bit data of both channels from the input register to the output of analog signal.

Note 32. When PMADL bit = "1" or PMADR bit = "1", the HPF of ADC is enabled but the HPF of DAC is disabled. When PMADL=PMADR bits = "0", PMDAC bit = "1", the HPF of DAC is enabled but the HPF of ADC is disabled.

Note 33. These frequency responses scale with fs. If a high-level and low frequency signal is input, the analog output clips to the full-scale.

DC CHARACTERISTICS

(Ta=25°C; AVDD, DVDD=2.6 ~ 3.6V; HVDD=2.6 ~ 5.25V)

Parameter Symbol		min	typ	Max	Units
High-Level Input Voltage	V _{IH}	70%DVDD	-	-	V
Low-Level Input Voltage	V _{IL}	-	-	30%DVDD	V
High-Level Output Voltage (I _{out} =-200μA)	V _{OH}	DVDD-0.2	-	-	V
Low-Level Output Voltage (Except SDA pin: I _{out} =200μA) (SDA pin: I _{out} =3mA)	V _{OL} - VOL	- -	- -	0.2 0.4	V V
Input Leakage Current	I _{in}	-	-	±10	μA

SWITCHING CHARACTERISTICS

(Ta=25°C; AVDD, DVDD=2.6 ~ 3.6V; HVDD=2.6 ~ 5.25V; C_I=20pF)

Parameter Symbol		min	typ	max	Units	
PLL Master Mode (PLL Reference Clock = MCKI pin)						
MCKI Input Timing						
F	requency	fCLK	11.2896	-	27	MHz
	Pulse Width Low	tCLKL	0.4/fCLK	-	-	ns
	Pulse Width High	tCLKH	0.4/fCLK	-	-	ns
MCKO Output Timing						
F	requency	fMCK	0.2352	-	12.288	MHz
Dut	y Cycle					
	Except 256fs at fs=32kHz, 29.4kHz	dMCK	40	50	60	%
	256fs at fs=32kHz, 29.4kHz	dMCK	-	33	-	%
LRCK Output Timing						
F	requency	fs	7.35	-	48	kHz
Dut	y Cycle	Duty	-	50	-	%
BICK Output Timing						
	Period	BCKO bit = "0"	tBCK	-	1/(32fs)	ns
		BCKO bit = "1"	tBCK	-	1/(64fs)	ns
Dut	y Cycle		dBCK	-	50	%
PLL Slave Mode (PLL Reference Clock = MCKI pin)						
MCKI Input Timing						
F	requency	fCLK	11.2896	-	27	MHz
	Pulse Width Low	tCLKL	0.4/fCLK	-	-	ns
	Pulse Width High	tCLKH	0.4/fCLK	-	-	ns
MCKO Output Timing						
F	requency	fMCK	0.2352	-	12.288	MHz
Dut	y Cycle					
	Except 256fs at fs=32kHz, 29.4kHz	dMCK	40	50	60	%
	256fs at fs=32kHz, 29.4kHz	dMCK	-	33	-	%
LRCK Input Timing						
F	requency	fs	7.35	-	48	kHz
Dut	y	Duty	45	-	55	%
BICK Input Timing						
P	eriod	tBCK	1/(64fs)	-	1/(32fs)	ns
	Pulse Width Low	tBCKL	0.4 x tBCK	-	-	ns
	Pulse Width High	tBCKH	0.4 x tBCK	-	-	ns

Parameter Symbol			min	typ	max	Units
PLL Slave Mode (PLL Reference Clock = LRCK pin)						
LRCK Input Timing						
F	Frequency	fs	7.35	-	48	kHz
Duty	Duty		45	-	55	%
BICK Input Timing						
P	Period	tBCK	1/(64fs)	-	1/(32fs)	ns
	Pulse Width Low	tBCKL	240	-	-	ns
	Pulse Width High	tBCKH	240	-	-	ns
PLL Slave Mode (PLL Reference Clock = BICK pin)						
LRCK Input Timing						
F	Frequency	fs	7.35	-	48	kHz
Duty	Duty		45	-	55	%
BICK Input Timing						
	Period	tBCK	-	1/(32fs)	-	ns
	PLL3-0 bits = "0010"	tBCK	-	1/(64fs)	-	ns
	PLL3-0 bits = "0011"	tBCK	-	1/(64fs)	-	ns
	Pulse Width Low	tBCKL	0.4 x tBCK	-	-	ns
	Pulse Width High	tBCKH	0.4 x tBCK	-	-	ns
External Slave Mode						
MCKI Input Timing						
F	Frequency	fCLK	1.8816	-	12.288	MHz
	256fs	fCLK	3.7632	-	13.312	MHz
	512fs	fCLK	7.5264	-	13.312	MHz
	1024fs	fCLK	7.5264	-	13.312	MHz
	Pulse Width Low	tCLKL	0.4/fCLK	-	-	ns
	Pulse Width High	tCLKH	0.4/fCLK	-	-	ns
LRCK Input Timing						
	Frequency	fs	7.35	-	48	kHz
	256fs	fs	7.35	-	26	kHz
	512fs	fs	7.35	-	13	kHz
	1024fs	fs	7.35	-	13	kHz
	Duty	Duty	45	-	55	%
BICK Input Timing						
	Period	tBCK	312.5	-	-	ns
	Pulse Width Low	tBCKL	130	-	-	ns
	Pulse Width High	tBCKH	130	-	-	ns
Audio Interface Timing						
Master Mode						
	BICK "↓" to LRCK Edge (Note 34)	tMBLR	-40	-40	-	ns
	LRCK Edge to SDTO (MSB) (Except I ² S mode)	tLRD	-70	-	70	ns
	BICK "↓" to SDTO	tBSD	-70	-70	-	ns
	SDTI Hold Time	tSDH	50	-	-	ns
	SDTI Setup Time	tSDS	50	-	-	ns
Slave Mode						
	LRCK Edge to BICK "↑" (Note 34)	tLRB	50	-	-	ns
	BICK "↑" to LRCK Edge (Note 34)	tBLR	50	-	-	ns
	LRCK Edge to SDTO (MSB) (Except I ² S mode)	tLRD	-	-	80	ns
	BICK "↓" to SDTO	tBSD	-	-	80	ns
S	SDTI Hold Time	tSDH	50	-	-	ns
	SDTI Setup Time	tSDS	50	-	-	ns

Note 34. BICK rising edge must not occur at the same time as LRCK edge.

Parameter Sym	bol	min	typ	max	Units
Control Interface Timing (3-wire Serial mode)					
CCLK Period	tCCK 200		-	-	ns
CCLK Pulse Width Low	tCCKL	80	-	-	ns
Pulse Width High	tCCKH	80	-	-	ns
CDTI Setup Time	tCDS	40	-	-	ns
CDTI Hold Time	tCDH	40	-	-	ns
CSN "H" Time	tCSW	150	-	-	ns
CSN "↓" to CCLK "↑"	tCSS 50		-	-	ns
CCLK "↑" to CSN "↑"	tCSH 50		-	-	ns
Control Interface Timing (I²C Bus mode):					
SCL Clock Frequency	fSCL -		-	400	kHz
Bus Free Time Between Transmissions	tBUF 1.3		-	-	μs
Start Condition Hold Time (prior to first clock pulse)	tHD:STA	0.6	-	-	μs
Clock Low Time	tLOW	1.3	-	-	μs
Clock High Time	tHIGH	0.6	-	-	μs
Setup Time for Repeated Start Condition	tSU:STA	0.6	-	-	μs
SDA Hold Time from SCL Falling (Note 35)	tHD:DAT	0	-	-	μs
SDA Setup Time from SCL Rising	tSU:DAT	0.1	-	-	μs
Rise Time of Both SDA and SCL Lines	tR	-	-	0.3	μs
Fall Time of Both SDA and SCL Lines	tF	-	-	0.3	μs
Setup Time for Stop Condition	tSU:STO	0.6	-	-	μs
Pulse Width of Spike Noise Suppressed by Input Filter	tSP	0	-	50	ns
Power-down & Reset Timing					
PDN Pulse Width (Note 36)	tPD 150		-	-	ns
PMADL or PMADR "↑" to SDTO valid (Note 37)	tPDV -		1059	-	1/fs

Note 35. Data must be held long enough to bridge the 300ns-transition time of SCL.

Note 36. The AK4642 can be reset by the PDN pin = "L".

Note 37. This is the count of LRCK "↑" from the PMADL or PMADR bit = "1".

■ Timing Diagram




Figure 3. Clock Timing (PLL Master mode)




Figure 4. Audio Interface Timing (PLL Master mode)




Figure 5. Clock Timing (PLL Slave mode; PLL Reference Clock = MCKI pin)




Figure 6. Clock Timing (EXT Slave mode)




Figure 7. Audio Interface Timing (PLL/EXT Slave mode)




Figure 8. WRITE Command Input Timing




Figure 9. WRITE Data Input Timing




Figure 10. I²C Bus Mode Timing




Figure 11. Power Down & Reset Timing 1




Figure 12. Power Down & Reset Timing 2

OPERATION OVERVIEW

■ **System Clock**

There are the following four clock modes to interface with external devices (see Table 1 and Table 2).

Mode	PMPLL bit	M/S bit	PLL3-0 bits	Figure
PLL Master Mode	1	1	See Table 4	Figure 13
PLL Slave Mode 1 (PLL Reference Clock: MCKI pin)	1	0	See Table 4	Figure 14
PLL Slave Mode 2 (PLL Reference Clock: LRCK or BICK pin)	1	0	See Table 4	Figure 15
EXT Slave Mode	0	0	x	Figure 16
Don't Care (Note 38)	0	1	x	-

Note 38. If this mode is selected, the invalid clocks are output from MCKO pin when MCKO bit is "1".

Table 1. Clock Mode Setting (x: Don't care)

Mode	MCKO bit	MCKO pin	MCKI pin	BICK pin	LRCK pin
PLL Master Mode	0	"L"	Selected by PLL3-0 bits	Output (Selected by BCKO bit)	Output (1fs)
	1	Selected by PS1-0 bits			
PLL Slave Mode (PLL Reference Clock: MCKI pin)	0	"L"	Selected by PLL3-0 bits	Input (Selected by BCKO bit)	Input (1fs)
	1	Selected by PS1-0 bits			
PLL Slave Mode (PLL Reference Clock: LRCK or BICK pin)	0 "L"		GND	Input (Selected by BCKO bit)	Input (1fs)
EXT Slave Mode	0	"L"	Selected by FS3-0 bits	Input (≥ 32fs)	Input (1fs)

Table 2. Clock pins state in Clock Mode

■ **Master Mode/Slave Mode**

The M/S bit selects either master or slave mode. M/S bit = "1" selects master mode and "0" selects slave mode. When the AK4642 is power-down mode (PDN pin = "L") and exits reset state, the AK4642 is slave mode. After exiting reset state, the AK4642 goes to master mode by changing M/S bit = "1".

When the AK4642 is used by master mode, LRCK and BICK pins are a floating state until M/S bit becomes "1". LRCK and BICK pins of the AK4642 should be pulled-down or pulled-up by the resistor (about 100kΩ) externally to avoid the floating state.

M/S bit	Mode	
0 S	lave Mode	Default
1 M	aster Mode	

Table 3. Select Master/Slave Mode

■ PLL Mode

When PMPLL bit is “1”, a fully integrated analog phase locked loop (PLL) generates a clock that is selected by the PLL3-0 and FS3-0 bits. The PLL lock time is shown in Table 4, whenever the AK4642 is supplied to a stable clocks after PLL is powered-up (PMPLL bit = “0” → “1”) or sampling frequency changes.

1) Setting of PLL Mode

Mode	PLL3 bit	PLL2 bit	PLL1 bit	PLL0 bit	PLL Reference Clock Input Pin	Input Frequency	R and C of VCOC pin		PLL Lock Time (max)	
							R[Ω]	C[F]		
0	0	0 0 0			LRCK pin	1fs	6.8k	220n	160ms	Default
1	0	0 0 1			N/A	-	-	-	-	
2	0 0 1 0				BICK pin	32fs	10k	4.7n	2ms	
							10k	10n	4ms	
3	0 0 1 1				BICK pin	64fs	10k	4.7n	2ms	
							10k	10n	4ms	
4	0	1 0 0			MCKI pin	11.2896MHz	10k	4.7n	40ms	
5	0	1 0 1			MCKI pin	12.288MHz	10k	4.7n	40ms	
6	0	1 1 0			MCKI pin	12MHz	10k	4.7n	40ms	
7	0	1 1 1			MCKI pin	24MHz	10k	4.7n	40ms	
12	1	1 0 0			MCKI pin	13.5MHz	10k	10n	40ms	
13	1	1 0 1			MCKI pin	27MHz	10k	10n	40ms	
Others	Others			N/A						

Table 4. Setting of PLL Mode (*fs: Sampling Frequency)

2) Setting of sampling frequency in PLL Mode

When PLL2 bit is “1” (PLL reference clock input is MCKI pin), the sampling frequency is selected by FS3-0 bits as defined in Table 5.

Mode	FS3 bit	FS2 bit	FS1 bit	FS0 bit	Sampling Frequency	
0	0 0 0			0	8kHz	Default
1	0 0 0			1	12kHz	
2	0 0 1			0	16kHz	
3	0 0 1			1	24kHz	
4	0 1 0			0	7.35kHz	
5	0 1 0			1	11.025kHz	
6	0 1 1			0	14.7kHz	
7	0 1 1			1	22.05kHz	
10	1 0 1			0	32kHz	
11	1 0 1			1	48kHz	
14	1 1 1			0	29.4kHz	
15	1 1 1			1	44.1kHz	
Others O	thers				N/A	

Table 5. Setting of Sampling Frequency at PLL2 bit = “1” and PMPLL bit = “1”

When PLL2 bit is “0” (PLL reference clock input is LRCK or BICK pin), the sampling frequency is selected by FS3 and FS1-0 bits. (See Table 6). **FS2 bit is “don’t care”.**

Mode	FS3 bit	FS2 bit	FS1 bit	FS0 bit	Sampling Frequency Range	
0	0 Don't	care	0	0	$7.35\text{kHz} \leq fs \leq 8\text{kHz}$	Default
1	0	Don't care	0	1	$8\text{kHz} < fs \leq 12\text{kHz}$	
2	0 Don't	care	1	0	$12\text{kHz} < fs \leq 16\text{kHz}$	
3	0 Don't	care	1	1	$16\text{kHz} < fs \leq 24\text{kHz}$	
6	1 Don't	care	1	0	$24\text{kHz} < fs \leq 32\text{kHz}$	
7	1 Don't	care	1	1	$32\text{kHz} < fs \leq 48\text{kHz}$	
Others O	thers				N/A	

Table 6. Setting of Sampling Frequency at PLL2 bit = “0” and PMPLL bit = “1”

■ PLL Unlock State

1) PLL Master Mode (PMPLL bit = "1", M/S bit = "1")

In this mode, LRCK and BICK pins go to "L" and irregular frequency clock is output from MCKO pins at MCKO bit is "1" before the PLL goes to lock state after PMPLL bit = "0" → "1". If MCKO bit is "0", MCKO pin goes to "L" (see Table 7).

After the PLL is locked, a first period of LRCK and BICK may be invalid clock, but these clocks return to normal state after a period of 1/fs.

When sampling frequency is changed, BICK and LRCK pins do not output irregular frequency clocks but go to "L" by setting PMPLL bit to "0".

PLL State	MCKO pin		BICK pin	LRCK pin
	MCKO bit = "0"	MCKO bit = "1"		
After that PMPLL bit "0" → "1"	"L" Output	Invalid	"L" Output	"L" Output
PLL Unlock (except above case)	"L" Output	Invalid	Invalid	Invalid
PLL Lock	"L" Output	See Table 9	See Table 10	1fs Output

Table 7. Clock Operation at PLL Master Mode (PMPLL bit = "1", M/S bit = "1")

2) PLL Slave Mode (PMPLL bit = "1", M/S bit = "0")

In this mode, an invalid clock is output from MCKO pin before the PLL goes to lock state after PMPLL bit = "0" → "1". After that, the clock selected by Table 9 is output from MCKO pin when PLL is locked. ADC and DAC output invalid data when the PLL is unlocked. For DAC, the output signal should be muted by writing "0" to DACL, DACH and DACS bits.

PLL State	MCKO pin	
	MCKO bit = "0"	MCKO bit = "1"
After that PMPLL bit "0" → "1"	"L" Output	Invalid
PLL Unlock	"L" Output	Invalid
PLL Lock	"L" Output	Output

Table 8. Clock Operation at PLL Slave Mode (PMPLL bit = "0", M/S bit = "0")

■ PLL Master Mode (PMPLL bit = “1”, M/S bit = “1”)

When an external clock (11.2896MHz, 12MHz, 12.288MHz, 13.5MHz, 24MHz or 27MHz) is input to MCKI pin, the MCKO, BICK and LRCK clocks are generated by an internal PLL circuit. The MCKO output frequency is selected by PS1-0 bits (see Table 9) and the output is enabled by MCKO bit. The BICK output frequency is selected among 32fs or 64fs, by BCKO bit (see Table 10).




Figure 13. PLL Master Mode

Mode	PS1 bit	PS0 bit	MCKO pin
0 0		0	256fs
1 0		1	128fs
2 1		0	64fs
3 1		1	32fs

Default

Table 9. MCKO Output Frequency (PLL Mode, MCKO bit = “1”)

BCKO bit	BICK Output Frequency
0 32fs	
1 64fs	

Default

Table 10. BICK Output Frequency at Master Mode

■ **PLL Slave Mode (PMPLL bit = “1”, M/S bit = “0”)**

A reference clock of PLL is selected among the input clocks to MCKI, BICK or LRCK pin. The required clock to the AK4642 is generated by an internal PLL circuit. Input frequency is selected by PLL3-0 bits (see Table 4).

a) PLL reference clock: BICK or LRCK pin

Sampling frequency corresponds to 7.35kHz to 48kHz by changing FS3-0 bits (see Table 6).




Figure 14. PLL Slave Mode 1 (PLL Reference Clock: LRCK or BICK pin)

b) PLL reference clock: MCKI pin

BICK and LRCK inputs should be synchronized with MCKO output. The phase between MCKO and LRCK dose not matter. MCKO pin outputs the frequency selected by PS1-0 bits (see Table 9) and the output is enabled by MCKO bit. Sampling frequency can be selected by FS3-0 bits (see Table 5).




Figure 15. PLL Slave Mode 2 (PLL Reference Clock: MCKI pin)

The external clocks (MCKI, BICK and LRCK) should always be present whenever the ADC or DAC is in operation (PMADL bit = “1”, PMADR bit = “1” or PMDAC bit = “1”). If these clocks are not provided, the AK4642 may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic internally. If the external clocks are not present, the ADC and DAC should be in the power-down mode (PMADL=PMADR=PMDAC bits = “0”).

■ EXT Slave Mode (PMPLL bit = “0”, M/S bit = “0”)

When PMPLL bit is “0”, the AK4642 becomes EXT mode. Master clock is input from MCKI pin, the internal PLL circuit is not operated. This mode is compatible with I/F of the normal audio CODEC. The clocks required to operate are MCKI (256fs, 512fs or 1024fs), LRCK (fs) and BICK ($\geq 32fs$). The master clock (MCKI) should be synchronized with LRCK. The phase between these clocks does not matter. The input frequency of MCKI is selected by FS1-0 bits (see Table 11).

Mode	FS3-2 bits	FS1 bit	FS0 bit	MCKI Input Frequency	Sampling Frequency Range	
0	Don't care	0 0		256fs	7.35kHz ~ 48kHz	Default
1	Don't care	0	1	1024fs	7.35kHz ~ 13kHz	
2	Don't care	1 0		256fs	7.35kHz ~ 48kHz	
3	Don't care	1 1		512fs	7.35kHz ~ 26kHz	
Others	Others			N/A	N/A	

Table 11. MCKI Frequency at EXT Slave Mode (PMPLL bit = “0”, M/S bit = “0”)

The S/N of the DAC at low sampling frequencies is worse than at high sampling frequencies due to out-of-band noise. The out-of-band noise can be improved by using higher frequency of the master clock. The S/N of the DAC output through LOUT/ROUT pins at fs=8kHz is shown in Table 12.

MCKI	S/N (fs=8kHz, 20kHzLPF + A-weighted)
256fs	83dB
512fs	93dB
1024fs	93dB

Table 12. Relationship between MCKI and S/N of LOUT/ROUT pins

The external clocks (MCKI, BICK and LRCK) should always be present whenever the ADC or DAC is in operation (PMADL bit = “1”, PMADR bit = “1” or PMDAC bit = “1”). If these clocks are not provided, the AK4642 may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic internally. If the external clocks are not present, the ADC and DAC should be in the power-down mode (PMADL=PMADR=PMDAC bits = “0”).




Figure 16. EXT Slave Mode

■ System Reset

Upon power-up, the AK4642 should be reset by bringing the PDN pin = “L”. This ensures that all internal registers reset to their initial values.

The ADC enters an initialization cycle that starts when the PMADL or PMADR bit is changed from “0” to “1” at PMDAC bits is “0”. The initialization cycle time is $1059/fs=24ms@fs=44.1kHz$. During the initialization cycle, the ADC digital data outputs of both channels are forced to a 2's compliment, “0”. The ADC output reflects the analog input signal after the initialization cycle is complete. When PMDAC bit is “1”, the ADC does not require an initialization cycle.

The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1” at PMADL and PMADR bits are “0”. The initialization cycle time is $1059/fs=24ms@fs=44.1kHz$. During the initialization cycle, the DAC input digital data of both channels are internally forced to a 2's compliment, “0”. The DAC output reflects the digital input data after the initialization cycle is complete. When PMADC or PMADR bit is “1”, the DAC does not require an initialization cycle.

■ Audio Interface Format

Three types of data formats are available and are selected by setting the DIF1-0 bits (see Table 13). In all modes, the serial data is MSB first, 2's complement format. Audio interface formats can be used in both master and slave modes. LRCK and BICK are output from the AK4642 in master mode, but must be input to the AK4642 in slave mode. The SDTO is clocked out on the falling edge (“↓”) of BICK and the SDTI is latched on the rising edge (“↑”).

Mode	DIF1 bit	DIF0 bit	SDTO (ADC)	SDTI (DAC)	BICK	Figure
0 0		0	N/A	N/A	N/A	-
1 0		1	MSB justified	MSB justified	$\geq 32fs$	Figure 17
2 1		0	MSB justified	MSB justified	$\geq 32fs$	Figure 18
3 1		1	I ² S compatible	I ² S compatible	$\geq 32fs$	Figure 19

Default

Table 13. Audio Interface Format

If 16-bit data that ADC outputs is converted to 8-bit data by removing LSB 8-bit, “-1” at 16bit data is converted to “-1” at 8-bit data. And when the DAC playbacks this 8-bit data, “-1” at 8-bit data will be converted to “-256” at 16-bit data and this is a large offset. This offset can be removed by adding the offset of “128” to 16-bit data before converting to 8-bit data.




Figure 17. Mode 1 Timing




Figure 18. Mode 2 Timing




Figure 19. Mode 3 Timing

■ Mono/Stereo Mode

PMADL and PMADR bits set mono/stereo ADC operation.

PMADL bit	PMADR bit	ADC Lch data	ADC Rch data
0	0	All "0"	All "0"
0	1	Rch Input Signal	Rch Input Signal
1	0	Lch Input Signal	Lch Input Signal
1	1	Lch Input Signal	Rch Input Signal

Default

Table 14. Mono/Stereo ADC operation

■ Digital High Pass Filter

The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 0.9Hz (@fs=44.1kHz) and scales with sampling rate (fs). When PMADL bit = "1" or PMADR bit = "1", the HPF of ADC is enabled but the HPF of DAC is disabled. When PMADL=PMADR bits = "0", PMDAC bit = "1", the HPF of DAC is enabled but the HPF of ADC is disabled.

■ MIC/LINE Input Selector

The AK4642 has input selector. When MDIF1 and MDIF2 bits are "0", INL and INR bits select LIN1/LIN2 and RIN1/RIN2, respectively. When MDIF1 and MDIF2 bits are "1", LIN1, RIN1, LIN2 and RIN2 pins become IN1-, IN1+, IN2+ and IN2- pins respectively. In this case, full-differential input is available (Figure 21).

MDIF1 bit	MDIF2 bit	INL bit	INR bit	Lch	Rch	
0	0	0	0 LI	N1	RIN1	Default
			1 LI	N1	RIN2	
	1	0	0 LI	N2	RIN1	
			1	LIN2	RIN2	
1	0	x		LIN1	IN2+/-	
		1	x	N/A	N/A	
1	0		0 N	/A	N/A	
	1		1	IN1+/-	RIN2	
	1	x	x	IN1+/- IN2+	/-	

Table 15. MIC/Line In Path Select




Figure 20. Mic/Line Input Selector




Figure 21. Connection Example for Full-differential Mic Input (MDIF1/2 bits = “1”)

■ MIC Gain Amplifier

The AK4642 has a gain amplifier for microphone input. The gain of MIC-Amp is selected by the MGAIN1-0 bits (see Table 16). The typical input impedance is 60kΩ(typ)@MGAIN1-0 bits = “00” or 30kΩ(typ)@MGAIN1-0 bits = “01”, “10” or “11”.

MGAIN1 bit	MGAIN0 bit	Input Gain
0 0		0dB
0 1		+20dB
1 0		+26dB
1 1		+32dB

Default

Table 16. Mic Input Gain

■ MIC Power

When PMMP bit = “1”, the MPWR pin supplies power for the microphone. This output voltage is typically 0.75 x AVDD and the load resistance is minimum 0.5kΩ. In case of using two sets of stereo mic, the load resistance is minimum 2kΩ for each channel. No capacitor must not be connected directly to MPWR pin (see Figure 22).

PMMP bit	MPWR pin
0 Hi	-Z
1	Output

Default

Table 17. MIC Power




Figure 22. MIC Block Circuit

■ Digital EQ/HPF/LPF

The AK4642 performs wind-noise reduction filter, stereo separation emphasis, gain compensation and ALC (Automatic Level Control) by digital domain for A/D converted data (Figure 23). FIL1, FIL3 and EQ blocks are IIR filters of 1st order. The filter coefficient of FIL3, EQ and FIL1 blocks can be set to any value. Refer to the section of “ALC operation” about ALC.

When only DAC is powered-up, digital EQ/HPF/LPF circuit operates at playback path. When only ADC is powered-up or both ADC and DAC are powered-up, digital EQ/HPF/LPF circuit operates at recording path. Even if the path is switched from recording to playback, the register setting of filter coefficient at recording remains. Therefore, FIL3, EQ, FIL1 and GN1-0 bits should be set to “0” if digital EQ/HPF/LPF is not used for playback path.

PMADL bit, PMADR bit	PMDAC bit	LOOP bit	Status	Digital EQ/HPF/LPF	Default
“00”	0	x	Power-down	Power-down	
	1	x	Playback	Playback path	
“01”, “10” or “11”	0	x	Recording	Recording path	
	1	0	Recording & Playback	Recording path	
		1	Recording Monitor Playback	Recording path	

Note 39. Stereo separation emphasis circuit is effective only at stereo operation.

Table 18. Digital EQ/HPF/LPF Circuit Setting (x: Don't care)

FIL3 coefficient also sets the attenuation of the stereo separation emphasis.

The combination of GN1-0 bit (Table 19) and EQ coefficient set the compensation gain.

FIL1 and FIL3 blocks become HPF when F1AS and F3AS bits are “0” and become LPF when F1AS and F3AS bits are “1”, respectively.

When EQ and FIL1 bits are “0”, EQ and FIL1 blocks become “through” (0dB). When FIL3 bit is “0”, FIL3 block become “MUTE”. When each filter coefficient is changed, each filter should be set to “through” (“MUTE” in case of FIL3).




Figure 23. Digital EQ/HPF/LPF

GN1	GN0	Ga	in	Default
0		0	0dB	
0		1	+12dB	
1	x		+24dB	

Table 19. Gain select of gain block (x: Don't care)

[Filter Coefficient Setting]

- 1) When FIL1 and FIL2 are set to “HPF”

fs: Sampling frequency
 fc: Cut-off frequency
 f: Input signal frequency
 K: Filter gain [dB] (Filter gain of should be set to 0dB.)

Register setting

FIL1: F1AS bit = “0”, F1A[13:0] bits =A, F1B[13:0] bits =B
 FIL3: F3AS bit = “0”, F3A[13:0] bits =A, F3B[13:0] bits =B
 (MSB=F1A13, F1B13, F3A13, F3B13; LSB=F1A0, F1B0, F3A0, F3B0)

$$A = 10^{K/20} \times \frac{1 / \tan (\pi f c / f s)}{1 + 1 / \tan (\pi f c / f s)}, \quad B = \frac{1 - 1 / \tan (\pi f c / f s)}{1 + 1 / \tan (\pi f c / f s)}$$

Transfer function	Amplitude	Phase
$H(z) = A \frac{1 - z^{-1}}{1 + Bz^{-1}}$	$M(f) = A \sqrt{\frac{2 - 2\cos(2\pi f/f_s)}{1 + B^2 + 2B\cos(2\pi f/f_s)}}$	$\theta(f) = \tan^{-1} \frac{(B+1)\sin(2\pi f/f_s)}{1 - B + (B-1)\cos(2\pi f/f_s)}$

- 2) When FIL1 and FIL2 are set to “LPF”

fs: Sampling frequency
 fc: Cut-off frequency
 f: Input signal frequency
 K: Filter gain [dB] (Filter gain of FIL1 should be set to 0dB.)

Register setting

FIL1: F1AS bit = “1”, F1A[13:0] bits =A, F1B[13:0] bits =B
 FIL3: F3AS bit = “1”, F3A[13:0] bits =A, F3B[13:0] bits =B
 (MSB=F1A13, F1B13, F3A13, F3B13; LSB=F1A0, F1B0, F3A0, F3B0)

$$A = 10^{K/20} \times \frac{1}{1 + 1 / \tan (\pi f c / f s)}, \quad B = \frac{1 - 1 / \tan (\pi f c / f s)}{1 + 1 / \tan (\pi f c / f s)}$$

Transfer function	Amplitude	Phase
$H(z) = A \frac{1 + z^{-1}}{1 + Bz^{-1}}$	$M(f) = A \sqrt{\frac{2 + 2\cos(2\pi f/f_s)}{1 + B^2 + 2B\cos(2\pi f/f_s)}}$	$\theta(f) = \tan^{-1} \frac{(B-1)\sin(2\pi f/f_s)}{1 + B + (B+1)\cos(2\pi f/f_s)}$

3) EQ

fs: Sampling frequency
 fc₁: Pole frequency
 fc₂: Zero-point frequency
 f: Input signal frequency
 K: Filter gain [dB] (Maximum +12dB)

Register setting

EQA[15:0] bits =A, EQB[13:0] bits =B, EQC[15:0] bits =C
 (MSB=EQA15, EQB13, EQC15; LSB=EQA0, EQB0, EQC0)

$$A = 10^{K/20} \times \frac{1 + 1 / \tan(\pi f c_2 / f_s)}{1 + 1 / \tan(\pi f c_1 / f_s)}, \quad B = \frac{1 - 1 / \tan(\pi f c_1 / f_s)}{1 + 1 / \tan(\pi f c_1 / f_s)}, \quad C = 10^{K/20} \times \frac{1 - 1 / \tan(\pi f c_2 / f_s)}{1 + 1 / \tan(\pi f c_1 / f_s)}$$

Transfer function	Amplitude	Phase
$H(z) = \frac{A + Cz^{-1}}{1 + Bz^{-1}}$	$M(f) = \sqrt{\frac{A^2 + C^2 + 2AC\cos(2\pi f/f_s)}{1 + B^2 + 2B\cos(2\pi f/f_s)}}$	$\theta(f) = \tan^{-1} \frac{(AB-C)\sin(2\pi f/f_s)}{A + BC + (AB+C)\cos(2\pi f/f_s)}$

[Translation the filter coefficient calculated by the equations above from real number to binary code (2's complement)]
 $X = (\text{Real number of filter coefficient calculated by the equations above}) \times 2^{13}$

X should be rounded to integer, and then should be translated to binary code (2's complement).
 MSB of each filter coefficient setting register is sine bit.


[Filter Coefficient Setting Example]

1) FIL 1 block

Example: HPF, fs=44.1kHz, fc=100Hz
 F1AS bit = "0"
 F1A[13:0] bits = 01 1111 1100 0110
 F1B[13:0] bits = 10 0000 0111 0100

2) EQ block

Example: fs=44.1kHz, fc₁=300Hz, fc₂=3000Hz, Gain=+8dB



EQA[15:0] bits = 0000 1001 0110 1110
 EQB[13:0] bits = 10 0001 0101 1001
 EQC[15:0] bits = 1111 1001 1110 1111

■ ALC Operation

The ALC (Automatic Level Control) is done by ALC block when ALC bit is “1”. When only DAC is powered-up, ALC circuit operates at playback path. When only ADC is powered-up or both ADC and DAC are powered-up, ALC circuit operates at recording path.

PMADL bit, PMADR bit	PMDAC bit	LOOP bit	Status	ALC	
“00”	0	x	Power-down	Power-down	Default
	1	x	Playback	Playback path	
“01”, “10” or “11”	0	x	Recording	Recording path	
	1	0	Recording & Playback	Recording path	
		1	Recording Monitor Playback	Recording path	

Table 20. ALC Setting (x: Don’t care)

1. ALC Limiter Operation

During the ALC limiter operation, when either Lch or Rch exceeds the ALC limiter detection level (Table 21), the IVL and IVR values (same value) are attenuated automatically by the amount defined by the ALC limiter ATT step (Table 22). The IVL and IVR are then set to the same value for both channels.

When ZELMN bit = “0” (zero cross detection is enabled), the IVL and IVR values are changed by ALC limiter operation at the individual zero crossing points of Lch and Rch or at the zero crossing timeout. ZTM1-0 bits set the zero crossing timeout period of both ALC limiter and recovery operation (Table 23).

When ZELMN bit = “1” (zero cross detection is disabled), IVL and IVR values are immediately (period: 1/fs) changed by ALC limiter operation. Attenuation step is fixed to 1 step regardless as the setting of LMAT1-0 bits.

The attenuation operation is done continuously until the input signal level becomes ALC limiter detection level (Table 21) or less. After completing the attenuation operation, unless ALC bit is changed to “0”, the operation repeats when the input signal level exceeds LMTH1-0 bits.

LMTH1	LMTH0	ALC Limier Detection Level	ALC Recovery Waiting Counter Reset Level	
0 0		ALC Output \geq -2.5dBFS	-2.5dBFS > ALC Output \geq -4.1dBFS	Default
0 1		ALC Output \geq -4.1dBFS	-4.1dBFS > ALC Output \geq -6.0dBFS	
1 0		ALC Output \geq -6.0dBFS	-6.0dBFS > ALC Output \geq -8.5dBFS	
1 1		ALC Output \geq -8.5dBFS	-8.5dBFS > ALC Output \geq -12dBFS	

Table 21. ALC Limiter Detection Level / Recovery Counter Reset Level

ZELMN	LMAT1	LMAT0	ALC Limiter ATT Step		
0	0 0		1 step	0.375dB	Default
	0 1		2 step	0.750dB	
	1 0		4 step	1.500dB	
	1 1		8 step	3.000dB	
1	x	x	1step	0.375dB	

Table 22. ALC Limiter ATT Step (x: Don’t care)

ZTM1	ZTM0	Zero Crossing Timeout Period				Default
		8kHz		16kHz	44.1kHz	
0	0	128/fs	16ms	8ms	2.9ms	
0 1		256/fs	32ms	16ms	5.8ms	
1 0		512/fs	64ms	32ms	11.6ms	
1 1		1024/fs	128ms	64ms	23.2ms	

Table 23. ALC Zero Crossing Timeout Period

2. ALC Recovery Operation

The ALC recovery operation waits for the WTM1-0 bits (Table 24) to be set after completing the ALC limiter operation. If the input signal does not exceed “ALC recovery waiting counter reset level” (Table 21) during the wait time, the ALC recovery operation is done. The IVL and IVR values are automatically incremented by RGAIN1-0 bits (Table 25) up to the set reference level (Table 26) with zero crossing detection which timeout period is set by ZTM1-0 bits (Table 23). Then the IVL and IVR are set to the same value for both channels. The ALC recovery operation is done at a period set by WTM1-0 bits. When zero cross is detected at both channels during the wait period set by WTM1-0 bits, the ALC recovery operation waits until WTM1-0 period and the next recovery operation is done.

For example, when the current IVOL value is 30H and RGAIN1-0 bits are set to “01”, IVOL is changed to 32H by the auto limiter operation and then the input signal level is gained by 0.75dB (=0.375dB x 2). When the IVOL value exceeds the reference level (REF7-0), the IVOL values are not increased.

When

“ALC recovery waiting counter reset level (LMTH1-0) ≤ Output Signal < ALC limiter detection level (LMTH1-0)” during the ALC recovery operation, the waiting timer of ALC recovery operation is reset. When

“ALC recovery waiting counter reset level (LMTH1-0) > Output Signal”, the waiting timer of ALC recovery operation starts.

The ALC operation corresponds to the impulse noise. When the impulse noise is input, the ALC recovery operation becomes faster than a normal recovery operation. When large noise is input to microphone instantaneously, the quality of small level in the large noise can be improved by this fast recovery operation.

WTM1	WT	M0	ALC Recovery Operation Waiting Period			Default
			8kHz	16kHz	44.1kHz	
0	0		128/fs	16ms	8ms	2.9ms
0	1		256/fs	32ms	16ms	5.8ms
1	0		512/fs	64ms	32ms	11.6ms
1	1		1024/fs	128ms	64ms	23.2ms

Table 24. ALC Recovery Operation Waiting Period

RGAIN1	R	GAIN0	GAIN STEP		Default
0	0		1 step	0.375dB	
0		1	2 step	0.750dB	
1	0		3 step	1.125dB	
1		1	4 step	1.500dB	

Table 25. ALC Recovery GAIN Step

REF7-0	GA	IN(dB)	Step	Default
F1H		+36.0	0.375dB	
F0H		+35.625		
EFH		+35.25		
:		:		
E2H +		30.375		
E1H +		30.0		
E0H +		29.625		
::				
03H		-53.25		
02H		-53.625		
01H		-54.0		
00H	M	UTE		

Table 26. Reference Level at ALC Recovery operation

3. Example of ALC Operation

Table 27 shows the examples of the ALC setting for mic recording.

Register Name	Comment	fs=8kHz fs=44.1kHz	
		Data Operation	Data Operation
LMTH Li	limiter detection Level	01	-4.1dBFS
ZELMN	Limiter zero crossing detection 0		Enable
ZTM1-0	Zero crossing timeout period	00	16ms
WTM1-0	Recovery waiting period *WTM1-0 bits should be the same data as ZTM1-0 bits	00	16ms
REF7-0	Maximum gain at recovery operation	E1H	+30dB
IVL7-0, IVR7-0	Gain of IVOL	E1H	+30dB
LMAT1-0	Limiter ATT step	00	1 step
RGAIN1-0	Recovery GAIN step	00	1 step
ALC ALC	enable	1	Enable

Table 27. Example of the ALC setting

The following registers should not be changed during the ALC operation. These bits should be changed after the ALC operation is finished by ALC bit = "0" or PMADL=PMADR bits = "0".

- LMTH, LMAT1-0, WTM1-0, ZTM1-0, RGAIN1-0, REF7-0, ZELMN




Figure 24. Registers set-up sequence at ALC operation

■ **Input Digital Volume (Manual Mode)**

The input digital volume becomes a manual mode when ALC bit is “0”. This mode is used in the case shown below.

1. After exiting reset state, set-up the registers for the ALC operation (ZTM1-0, LMTH and etc)
2. When the registers for the ALC operation (Limiter period, Recovery period and etc) are changed.
For example; when the change of the sampling frequency.
3. When IVOL is used as a manual volume.

IVL7-0 and IVR7-0 bits set the gain of the volume control (Table 28). The IVOL value is changed at zero crossing or timeout. Zero crossing timeout period is set by ZTM1-0 bits. If IVL7-0 or IVR7-0 bits are written during PMADL=PMADR bits = “0”, IVOL operation starts with the written values at the end of the ADC initialization cycle after PMADL or PMADR bit is changed to “1”.

Even if the path is switched from recording to playback, the register setting of IVOL remains. Therefore, IVL7-0 and IVR7-0 bits should be set to “91H” (0dB).

IVL7-0 IVR7-0	GAIN (dB)	Step
F1H	+36.0	0.375dB Default
F0H	+35.625	
EFH +	35.25	
:	:	
E2H +30.375		
E1H	+30.0	
E0H	+29.625	
:	:	
03H	-53.25	
02H	-53.625	
01H	-54	
00H	MUTE	

Table 28. Input Digital Volume Setting

When writing to the IVL7-0 and IVR7-0 bits continuously, the control register should be written by an interval more than zero crossing timeout. If not, IVL and IVR are not changed since zero crossing counter is reset at every write operation. If the same register value as the previous write operation is written to IVL and IVR, this write operation is ignored and zero crossing counter is not reset. Therefore, IVL and IVR can be written by an interval less than zero crossing timeout.




Figure 25. IVOL value during ALC operation

- (1) The IVL value becomes the start value if the IVL and IVR are different when the ALC starts. The wait time from ALC bit = "1" to ALC operation start by IVL7-0 bits is at most recovery time (WTM1-0 bits) plus zerocross timeout period (ZTM1-0 bits).
- (2) Writing to IVL and IVR registers (09H and 0CH) is ignored during ALC operation. After ALC is disabled, the IVOL changes to the last written data by zero crossing or timeout. When ALC is enabled again, ALC bit should be set to "1" by an interval more than zero crossing timeout period after ALC bit = "0".

■ De-emphasis Filter

The AK4642 includes the digital de-emphasis filter ($t_c = 50/15\mu s$) by IIR filter. Setting the DEM1-0 bits enables the de-emphasis filter (Table 29).

DEM1	DEM 0	Mode
0	0	44.1kHz
0	1	OFF
1	0	48kHz
1	1	32kHz

Default

Table 29. De-emphasis Control

■ Bass Boost Function

The BST1-0 bits control the amount of low frequency boost applied to the DAC output signal (Table 30). If the BST1-0 bits are set to “01” (MIN Level), use a $47\mu F$ capacitor for AC-coupling. If the boosted signal exceeds full scale, the analog output clips to the full scale. Figure 26 shows the boost frequency response at $-20dB$ signal input.




Figure 26. Bass Boost Frequency Response ($f_s=44.1kHz$)

BST1	B	ST0 Mode
0	0	OFF
0	1	MIN
1	0	MID
1	1	MAX

Default

Table 30. Bass Boost Control

■ Digital Output Volume

The AK4642 has a digital output volume (256 levels, 0.5dB step, Mute). The volume can be set by the DVL7-0 and DVR7-0 bits. The volume is included in front of a DAC block. The input data of DAC is changed from +12 to -115dB or MUTE. When the DVOLC bit = "1", the DVL7-0 bits control both Lch and Rch attenuation levels. When the DVOLC bit = "0", the DVL7-0 bits control Lch level and DVR7-0 bits control Rch level. This volume has a soft transition function. The DVTM bit sets the transition time between set values of DVL/R7-0 bits as either 1061/fs or 256/fs (Table 32). When DVTM bit = "0", a soft transition between the set values occurs (1062 levels). It takes 1061/fs (=24ms@fs=44.1kHz) from 00H (+12dB) to FFH (MUTE).

DVL/R7-0 G	ain
00H	+12.0dB
01H	+11.5dB
02H	+11.0dB
:	:
18H	0dB
:	:
FDH	-114.5dB
FEH	-115.0dB
FFH	MUTE ($-\infty$)

Default

Table 31. Digital Volume Code Table

DVTM bit	Transition time between DVL/R7-0 bits = 00H and FFH		
	Setting fs=	8kHz	fs=44.1kHz
0 1061/	fs	133ms	24ms
1 256/	fs	32ms	6ms

Default

Table 32. Transition Time Setting of Digital Output Volume

■ Soft Mute

Soft mute operation is performed in the digital domain. When the SMUTE bit goes to “1”, the output signal is attenuated by $-\infty$ (“0”) during the cycle set by the DVTM bit. When the SMUTE bit is returned to “0”, the mute is cancelled and the output attenuation gradually changes to the value set by the DVL/R7-0 bits during the cycle set of the DVTM bit. If the soft mute is cancelled within the cycle set by the DVTM bit after starting the operation, the attenuation is discontinued and returned to the value set by the DVL/R7-0 bits. The soft mute is effective for changing the signal source without stopping the signal transmission (Figure 27).




Figure 27. Soft Mute Function

- (1) The output signal is attenuated until $-\infty$ (“0”) by the cycle set by the DVTM bit.
- (2) Analog output corresponding to digital input has the group delay (GD).
- (3) If the soft mute is cancelled within the cycle set by the DVTM bit, the attenuation is discontinued and returned to the value set by the DVL/R7-0 bits.

■ BEEP Input

When the PMBP bit is set to “1”, the beep input is powered-up. When the BEEPS bit is set to “1”, the input signal from the BEEP pin is output to Speaker-Amp. When the BEEPH bit is set to “1”, the input signal from the BEEP pin is output to Headphone-Amp. When the BEEPL bit is set to “1”, the input signal from the BEEP pin is output to the stereo line output amplifier. The external resistor R_i adjusts the signal level of BEEP input. Table 33, Table 34 and Table 35 show the typical gain example at $R_i = 20k\Omega$. This gain is in inverse proportion to R_i .




Figure 7. Block Diagram of BEEP pin

LOVL bit	BEEP → LOUT/ROUT
0	0dB
1	+2dB

Default

Table 33. BEEP Input → LOUT/ROUT Output Gain (typ) at $R_i = 20k\Omega$

HPG bit	BEEP → HPL/HPR
0	-20dB
1	-16.4dB

Default

Table 34. BEEP Input → Headphone-Amp Output Gain (typ) at $R_i = 20k\Omega$

SPKG1-0 bits	BEEP → SPP/SPN	
	ALC bit = “0”	ALC bit = “1”
00	+4.43dB	+6.43dB
01	+6.43dB	+8.43dB
10	+10.65dB	+12.65dB
11	+12.65dB	+14.65dB

Default

Table 35. BEEP Input → Speaker-Amp Output Gain (typ) at $R_i = 20k\Omega$

■ Stereo Line Output (LOUT/ROUT pins)

When DACL bit is “1”, Lch/Rch signal of DAC is output from the LOUT/ROUT pins which is single-ended. When DACL bit is “0”, output signal is muted and LOUT/ROUT pins output VCOM voltage. The load impedance is 10kΩ (min.). When the PMLO bit = LOPS bit = “0”, the stereo line output enters power-down mode and the output is pulled-down to AVSS by 100kΩ(typ). When the LOPS bit is “1”, stereo line output enters power-save mode. Pop noise at power-up/down can be reduced by changing PMLO bit at LOPS bit = “1”. In this case, output signal line should be pulled-down to AVSS by 20kΩ after AC coupled as Figure 29. Rise/Fall time is 300ms(max) at C=1μF. When PMLO bit = LOPS bit = “1”, stereo line output is in normal operation.

LOVL bit set the gain of stereo line output.




Figure 28. Stereo Line Output

LOPS PM	LO	Mode	LOUT/ROUT pin	
0	0	Power-down	Pull-down to AVSS	Default
	1 Normal	Normal Operation	Normal Operation	
1	0	Power-save	Fall down to AVSS	
	1	Power-save	Rise up to VCOM	

Table 36. Stereo Line Output Mode Select (x: Don't care)

LOVL	Gain	Output Voltage (typ)	
0 0dB		0.6 x AVDD	Default
1 +	2dB	0.757 x AVDD	

Table 37. Stereo Line Output Volume Setting




Figure 29. External Circuit for Stereo Line Output (in case of using Pop Reduction Circuit)

[Stereo Line Output Control Sequence (in case of using Pop Reduction Circuit)]




Figure 30. Stereo Line Output Control Sequence (in case of using Pop Reduction Circuit)

- (1) Set LOPS bit = "1". Stereo line output enters the power-save mode.
- (2) Set PMLO bit = "1". Stereo line output enters the power-down mode.
LOUT and ROUT pins rise up to VCOM voltage. Rise time is 200ms (max 300ms) at $C=1\mu\text{F}$.
- (3) Set LOPS bit = "0" after LOUT and ROUT pins rise up. Stereo line output exits the power-save mode.
Stereo line output is enabled.
- (4) Set LOPS bit = "1". Stereo line output enters power-save mode.
- (5) Set PMLO bit = "1". Stereo line output enters power-down mode.
LOUT and ROUT pins fall down to AVSS. Fall time is 200ms (max 300ms) at $C=1\mu\text{F}$.
- (6) Set LOPS bit = "0" after LOUT and ROUT pins fall down. Stereo line output exits the power-save mode.

■ Headphone Output

Power supply voltage for the Headphone-Amp is supplied from the HVDD pin and centered on the HVDD/2 voltage. The load resistance and output voltage are specified by HVDD voltage. HPG bit selects the output voltage (see Table 38).

HVDD	2.6 ~ 5.25V	4.0 ~ 5.25V
HPG bit	0	1
Output Voltage [Vpp]	0.6 x AVDD	0.91 x AVDD
Load Resistance (min)	22Ω	100Ω

Table 38. Headphone-Amp Output Voltage and Load Resistance

When the HPMTN bit is “0”, the common voltage of Headphone-Amp falls and the outputs (HPL and HPR pins) go to “L” (HVSS). When the HPMTN bit is “1”, the common voltage rises to HVDD/2. A capacitor between the MUTET pin and ground reduces pop noise at power-up. Rise/Fall time constant is in proportional to HVDD voltage and the capacitor at MUTET pin.

[Example]: A capacitor between the MUTET pin and ground = 1.0μF, HVDD=3.3V:

Rise/fall time constant: $\tau = 100\text{ms}(\text{typ}), 250\text{ms}(\text{max})$

Time until the common goes to HVSS when HPMTN bit = “1” → “0”: 500ms(max)

When PMHPL and PMHPR bits are “0”, the Headphone-Amp is powered-down, and the outputs (HPL and HPR pins) go to “L” (HVSS).




Figure 31. Power-up/Power-down Timing for Headphone-Amp

- (1) Headphone-Amp power-up (PMHPL, PMHPR bit = “1”). The outputs are still HVSS.
- (2) Headphone-Amp common voltage rises up (HPMTN bit = “1”). Common voltage of Headphone-Amp is rising.
- (3) Headphone-Amp common voltage falls down (HPMTN bit = “0”). Common voltage of Headphone-Amp is falling.
- (4) Headphone-Amp power-down (PMHPL, PMHPR bit = “0”). The outputs are HVSS. If the power supply is switched off or Headphone-Amp is powered-down before the common voltage goes to HVSS, some POP noise occurs.

When BOOST=OFF, the cut-off frequency (f_c) of Headphone-Amp depends on the external resistor and capacitor. This f_c can be shifted to lower frequency by using bass boost function. Table 39 shows the cut off frequency and the output power for various resistor/capacitor combinations. The headphone impedance R_L is 16Ω . Output powers are shown at $HVDD = 2.7, 3.0$ and $3.3V$. The output voltage of headphone is $0.6 \times AVDD$ (Vpp).

When an external resistor R is smaller than 12Ω , put an oscillation prevention circuit ($0.22\mu F \pm 20\%$ capacitor and $10\Omega \pm 20\%$ resistor) because it has the possibility that Headphone-Amp oscillates.




Figure 32. External Circuit Example of Headphone

HPG bit	R [Ω] C	[μF]	f_c [Hz] BOOST=OFF	f_c [Hz] BOOST=MIN @fs=44.1kHz	Output Power [mW]@0dBFS		
					2.7V	3.0V	3.3V
0	6.8	100	70	28	10.1	12.5	15.1
		47	149	78			
	16	100	50	19	5.1	6.3	7.7
		47	106	47			
1 100		22	62	25	0.9	1.1	1.3
		10	137	69			

Table 39. External Circuit Example

■ Speaker Output

Power supply for Speaker-Amp (HVDD) is 2.6V to 5.25V. In case of dynamic (electromagnetic) speaker (load resistance < 50Ω), HVDD is 2.6V to 3.6V.

Speaker Type	Dynamic Speaker	Piezo (Ceramic) Speaker
HVDD	2.6 ~ 3.6V	2.6 ~ 5.25V
Load Resistance (min)	8Ω	50Ω
Load Capacitance (max)	30pF	3μF

Note 22. In case of measuring at SPP and SPN pins.

Note 23. Load impedance is total impedance of series resistance and piezo speaker impedance at 1kHz in Figure 33. Load capacitance is capacitance of piezo speaker. When piezo speaker is used, 10Ω or more series resistors should be connected at both SPP and SPN pins, respectively.

Table 40. Speaker Type and Power Supply Range

The DAC output signal is input to the Speaker-amp as [(L+R)/2]. The Speaker-amp is mono and BTL output. The gain is set by SPKG1-0 bits. Output level depends on AVDD voltage and SPKG1-0 bits.

SPKG1-0 bits	Gain		Default
	ALC bit = "0"	ALC bit = "1"	
00	+4.43dB	+6.43dB	Default
01	+6.43dB	+8.43dB	
10	+10.65dB	+12.65dB	
11	+12.65dB	+14.65dB	

Table 41. SPK-Amp Gain

AVDD	HVDD	SPKG1-0 bits	SPK-Amp Output (DAC Input = 0dBFS)	
			ALC bit = "0"	ALC bit = "1" (LMTH1-0 bits = "00")
3.3V	3.3V	00	3.30Vpp	3.11Vpp
		01	4.15Vpp (Note 40)	3.92Vpp
		10	6.75Vpp (Note 40)	6.37Vpp (Note 40)
		11	8.50Vpp (Note 40)	8.02Vpp (Note 40)
	5.0V	00	3.30Vpp	3.11Vpp
		01	4.15Vpp	3.92Vpp
		10	6.75Vpp	6.37Vpp
		11	8.50Vpp	8.02Vpp

Note 40. The output level is calculated by assuming that output signal is not clipped. In actual case, output signal may be clipped when DAC outputs 0dBFS signal. DAC output level should be set to lower level by setting digital volume so that Speaker-Amp output level is 4.0Vpp or less and output signal is not clipped.

Table 42. SPK-Amp Output Level

<ALC Operation Example of Speaker Playback>

Register Name	Comment	fs=44.1kHz	
		Data	Operation
LMTH Lim	limiter detection Level	00	-2.5dBFS
ZELMN Lim	limiter zero crossing detection	0	Enable
ZTM1-0	Zero crossing timeout period	10	11.6ms
WTM1-0	Recovery waiting period *WTM1-0 bits should be the same data as ZTM1-0 bits	11 23	2ms
REF7-0	Maximum gain at recovery operation	C1H	+18dB
IVL7-0, IVR7-0	Gain of IVOL	91H	0dB
LMAT1-0	Limiter ATT step	00	1 step
RGAIN1-0	Recovery GAIN step	00	1 step
ALC ALC	enable	1	Enable

Table 43. ALC Operation Example of Speaker Playback

<Caution for using Piezo Speaker>

When a piezo speaker (load capacitance > 30pF) is used, resistances more than 10Ω should be inserted between SPP/SPN pins and speaker in series, respectively, as shown in Figure 33. Zener diodes should be inserted between speaker and GND as shown in Figure 33, in order to protect SPK-Amp of AK4642 from the power that the piezo speaker outputs when the speaker is pressured. Zener diodes of the following zener voltage should be used.

$$0.92 \times SVDD \leq \text{Zener voltage of zener diode (ZD in Figure 33)} \leq SVDD + 0.3V$$

Ex) In case of SVDD = 5.0V: $4.6V \leq ZD \leq 5.3V$

For example, zener diode which zener voltage is 5.1V (Min: 4.97V, Max: 5.24V) can be used.




Figure 33. Speaker Output Circuit (Load Capacitance > 30pF)

<Speaker-Amp Control Sequence>

Speaker-Amp is powered-up/down by PMSPK bit. When PMSPK bit is “0”, both SPP and SPN pin are in Hi-Z state. When PMSPK bit is “1” and SPPSN bit is ‘0’, the Speaker-Amp enters power-save mode. In this mode, SPP pin is placed in Hi-Z state and SPN pin goes to HVDD/2 vol tage. Power-save mode can reduce the pop noise at power-up and power-down.

PMSPK SP	PSN	Mode	SPP	SPN	
0 x		Power-down	Hi-Z	Hi-Z	Default
1	0 P	ower-save	Hi-Z	HVDD/2	
	1	Normal Operation	Normal Operation	Normal Operation	

Table 44. Speaker-Amp Mode Setting (x: Don't care)





Figure 34. Power-up/Power-down Timing for Speaker-Amp

■ Serial Control Interface

(1) 3-wire Serial Control Mode (I2C pin = "L")

Internal registers may be written by using the 3-wire μ P interface pins (CSN, CCLK and CDTI). The data on this interface consists of a 2-bit Chip address (Fixed to "10"), Read/Write (Fixed to "1"), Register address (MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge ("↑") of CCLK. Address and data are latched on the 16th CCLK rising edge ("↑") after CSN falling edge("↓"). Clock speed of CCLK is 5MHz (max). The value of internal registers are initialized by PDN pin = "L".



C1-C0: Chip Address (C1 = "1", C0 = "0"); Fixed to "10"
 R/W: READ/WRITE ("1": WRITE, "0": READ); Fixed to "1"
 A4-A0: Register Address
 D7-D0: Control data

Figure 35. Serial Control I/F Timing

(2) I²C-bus Control Mode (I2C pin = "H")

The AK4642 supports the fast-mode I²C-bus (max: 400kHz, Ver 1.0).

(2)-1. WRITE Operations

Figure 36 shows the data transfer sequence for the I²C-bus mode. All commands are preceded by a START condition. A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 42). After the START condition, a slave address is sent. This address is 7 bits long followed by an eighth bit that is a data direction bit (R/W). The most significant five bits of the slave address are fixed as "00100". The next two bits are CAD1 and CAD0 (device address bits). These two bits identify the specific device on the bus. The hard-wired input pins (CAD1 and CAD0 pins) set these device address bits (Figure 37). If the slave address matches that of the AK4642, the AK4642 generates an acknowledge and the operation is executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse (Figure 43). A R/W bit value of "1" indicates that the read operation is to be executed. A "0" indicates that the write operation is to be executed.

The second byte consists of the control register address of the AK4642. The format is MSB first, and those most significant 3-bits are fixed to zeros (Figure 38). The data after the second byte contains control data. The format is MSB first, 8bits (Figure 39). The AK4642 generates an acknowledge after each byte has been received. A data transfer is always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition (Figure 42).

The AK4642 can perform more than one byte write operation per sequence. After receipt of the third byte the AK4642 generates an acknowledge and awaits the next data. The master can transmit more than one byte instead of terminating the write cycle after the first data byte is transferred. After receiving each data packet the internal 5-bit address counter is incremented by one, and the next data is automatically taken into the next address.

The data on the SDA line must remain stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW (Figure 44) except for the START and STOP conditions.





Figure 36. Data Transfer Sequence at the I²C-Bus Mode



(Those CAD1/0 should match with CAD1/0 pins)

Figure 37. The First Byte




Figure 38. The Second Byte




Figure 39. Byte Structure after the second byte

(2)-2. READ Operations

Set the R/W bit = "1" for the READ operation of the AK4642. After transmission of data, the master can read the next address's data by generating an acknowledge instead of terminating the write cycle after the receipt of the first data word. After receiving each data packet the internal 5-bit address counter is incremented by one, and the next data is automatically taken into the next address. If the address exceeds 1FH prior to generating a stop condition, the address counter will "roll over" to 00H and the previous data will be overwritten.

The AK4642 supports two basic read operations: CURRENT ADDRESS READ and RANDOM ADDRESS READ.

(2)-2-1. CURRENT ADDRESS READ

The AK4642 contains an internal address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) were to address n, the next CURRENT READ operation would access data from the address n+1. After receipt of the slave address with R/W bit set to "1", the AK4642 generates an acknowledge, transmits 1-byte of data to the address set by the internal address counter and increments the internal address counter by 1. If the master does not generate an acknowledge to the data but instead generates a stop condition, the AK4642 ceases transmission.




Figure 40. CURRENT ADDRESS READ

(2)-2-2. RANDOM ADDRESS READ

The random read operation allows the master to access any memory location at random. Prior to issuing the slave address with the R/W bit set to "1", the master must first perform a "dummy" write operation. The master issues a start request, a slave address (R/W bit = "0") and then the register address to read. After the register address is acknowledged, the master immediately reissues the start request and the slave address with the R/W bit set to "1". The AK4642 then generates an acknowledge, 1 byte of data and increments the internal address counter by 1. If the master does not generate an acknowledge to the data but instead generates a stop condition, the AK4642 ceases transmission.




Figure 41. RANDOM ADDRESS READ




Figure 42. START and STOP Conditions




Figure 43. Acknowledge on the I²C-Bus




Figure 44. Bit Transfer on the I²C-Bus

■ Register Map

Addr	Register Name	D7	D6 D5	D4 D3 D2	D1 D0				
00H	Power Management 1	0	PMVCM	PMBP	PMSPK	PMLO	PMDAC	0	PMADL
01H	Power Management 2	0	HPMTN	PMHPL	PMHPR	M/S	0	MCKO	PMPLL
02H	Signal Select 1	SPPSN	BEEPS	DACS	DACL	0	PMMP	0	MGAIN0
03H	Signal Select 2	LOVL	LOPS	MGAIN1	SPKG1	SPKG0	BEEPL	0	0
04H	Mode Control 1	PLL3	PLL2	PLL1	PLL0	BCKO	0	DIF1	DIF0
05H	Mode Control 2	PS1	PS0	FS3	0	0	FS2	FS1	FS0
06H	Timer Select	DVTM	0	ZTM1	ZTM0	WTM1	WTM0	0	0
07H	ALC Mode Control 1	0	0	ALC	ZELMN	LMAT1	LMAT0	RGAIN0	LMTH0
08H	ALC Mode Control 2	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
09H	Lch Input Volume Control	IVL7	IVL6	IVL5	IVL4	IVL3	IVL2	IVL1	IVL0
0AH	Lch Digital Volume Control	DVL7	DVL6	DVL5	DVL4	DVL3	DVL2	DVL1	DVL0
0BH	ALC Mode Control 3	RGAIN1	LMTH1	0	0	0	0	0	0
0CH	Rch Input Volume Control	IVR7	IVR6	IVR5	IVR4	IVR3	IVR2	IVR1	IVR0
0DH	Rch Digital Volume Control	DVR7	DVR6	DVR5	DVR4	DVR3	DVR2	DVR1	DVR0
0EH	Mode Control 3	0	LOOP	SMUTE	DVOLC	BST1	BST0	DEM1	DEM0
0FH	Mode Control 4	0	0	0	0	IVOLC	HPM	BEEPH	DACH
10H	Power Management 3	0	0	HPG	MDIF2	MDIF1	INR	INL	PMADR
11H	Digital Filter Select	GN1	GN0	0	FIL1	EQ	FIL3	0	0
12H	FIL3 Co-efficient 0	F3A7	F3A6	F3A5	F3A4	F3A3	F3A2	F3A1	F3A0
13H	FIL3 Co-efficient 1	F3AS	0	F3A13	F3A12	F3A11	F3A10	F3A9	F3A8
14H	FIL3 Co-efficient 2	F3B7	F3B6	F3B5	F3B4	F3B3	F3B2	F3B1	F3B0
15H	FIL3 Co-efficient 3	0	0	F3B13	F3B12	F3B11	F3B10	F3B9	F3B8
16H	EQ Co-efficient 0	EQA7	EQA6	EQA5	EQA4	EQA3	EQA2	EQA1	EQA0
17H	EQ Co-efficient 1	EQA15	EQA14	EQA13	EQA12	EQA11	EQA10	EQA9	EQA8
18H	EQ Co-efficient 2	EQB7	EQB6	EQB5	EQB4	EQB3	EQB2	EQB1	EQB0
19H	EQ Co-efficient 3	0	0	EQB13	EQB12	EQB11	EQB10	EQB9	EQB8
1AH	EQ Co-efficient 4	EQC7	EQC6	EQC5	EQC4	EQC3	EQC2	EQC1	EQC0
1BH	EQ Co-efficient 5	EQC15	EQC14	EQC13	EQC12	EQC11	EQC10	EQC9	EQC8
1CH	FIL1 Co-efficient 0	F1A7	F1A6	F1A5	F1A4	F1A3	F1A2	F1A1	F1A0
1DH	FIL1 Co-efficient 1	F1AS	0	F1A13	F1A12	F1A11	F1A10	F1A9	F1A8
1EH	FIL1 Co-efficient 2	F1B7	F1B6	F1B5	F1B4	F1B3	F1B2	F1B1	F1B0
1FH	FIL1 Co-efficient 3	0	0	F1B13	F1B12	F1B11	F1B10	F1B9	F1B8

Note 41. PDN pin = “L” resets the registers to their default values.

Note 42. Unused bits must contain a “0” value.

■ Register Definitions

Addr	Register Name	D7	D6	D5 D4	D3 D2 D1	D0			
00H	Power Management 1	0	PMVCM	PMBP	PMSPK	PMLO	PMDAC	0	PMADL
	Default	0	0	0 0		0	0	0	0

PMADL: MIC-Amp Lch and ADC Lch Power Management

0: Power-down (Default)

1: Power-up

When the PMADL or PMADR bit is changed from “0” to “1”, the initialization cycle (1059/fs=24ms @44.1kHz) starts. After initializing, digital data of the ADC is output.

PMDAC: DAC Power Management

0: Power-down (Default)

1: Power-up

PMLO: Stereo Line Out Power Management

0: Power-down (Default)

1: Power-up

PMSPK: Speaker-Amp Power Management

0: Power-down (Default)

1: Power-up

PMBP: Beep Input Power Management

0: Power-down (Default)

1: Power-up

Both PMDAC and PMBP bits should be set to “1” when DAC is powered-up for playback. After that, BEEPL, BEEPH or BEEPS bit is used to control each path when BEEP input is used.

PMVCM: VCOM Power Management

0: Power-down (Default)

1: Power-up

When any blocks are powered-up, the PMVCM bit must be set to “1”. PMVCM bit can be set to “0” only when all power management bits of 00H, PMPLL and MCKO bits are “0”.

Each block can be powered-down respectively by writing “0” in each bit of this address. When the PDN pin is “L”, all blocks are powered-down regardless as setting of this address. In this case, register is initialized to the default value.

When all power management bits are “0” in the 00H, 01H, 02H and 10H addresses and MCKO bit is “0”, all blocks are powered-down. The register values remain unchanged.

When neither ADC nor DAC are used, external clocks may not be present. When ADC or DAC is used, external clocks must always be present.

Addr	Register Name	D7 D6	D5 D4	D3 D2	D1	D	0		
01H	Power Management 2	0	HPMTN	PMHPL	PMHPR	M/S	0	MCKO	PMPLL
	Default	0	0	0	0	0	0	0	0

PMPLL: PLL Power Management

0: EXT Mode and Power-Down (Default)

1: PLL Mode and Power-up

MCKO: Master Clock Output Enable

0: Disable: MCKO pin = "L" (Default)

1: Enable: Output frequency is selected by PS1-0 bits.

M/S: Master / Slave Mode Select

0: Slave Mode (Default)

1: Master Mode

PMHPR: Headphone-Amp Rch Power Management

0: Power-down (Default)

1: Power-up

PMHPL: Headphone-Amp Lch Power Management

0: Power-down (Default)

1: Power-up

HPMTN: Headphone-Amp Mute Control

0 : Mute (Default)

1: Normal operation

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
02H	Signal Select 1	SPPSN	BEEPS	DACS	DACL	0	PMMP	0	MGAIN0
	Default	0	0	0	0	0	0	0	1

MGAIN1-0: MIC-Amp Gain Control (See Table 16)

MGAIN1 bit is D5 bit of 03H.

PMMP: MPWR pin Power Management

0: Power-down: Hi-Z (Default)

1: Power-up

DACL: Switch Control from DAC to Stereo Line Output

0: OFF (Default)

1: ON

When PMLO bit is "1", DACL bit is enabled. When PMLO bit is "0", the LOUT/ROUT pins go to AVSS.

DACS: Switch Control from DAC to Speaker-Amp

0: OFF (Default)

1: ON

When DACS bit is "1", DAC output signal is input to Speaker-Amp.

BEEPS: Switch Control from BEEP pin to Speaker-Amp

0: OFF (Default)

1: ON

When BEEPS bit is "1", BEEP signal is input to Speaker-Amp.

SPPSN: Speaker-Amp Power-Save Mode

0: Power-Save Mode (Default)

1: Normal Operation

When SPPSN bit is "0", Speaker-Amp is in power-save mode. In this mode, SPP pin goes to Hi-Z and SPN pin is outputs HVDD/2 voltage. When PMSPK bit = "1", SPPSN bit is enabled. After the PDN pin is set to "H", Speaker-Amp is in power-down mode since PMSPK bit is "0".

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	Signal Select 2	LOVL	LOPS	MGAIN1	SPKG1	SPKG0	BEEPL	0	0
	Default	0	0	0	0	0	0	0	0

BEEPL: Switch Control from BEEP pin to Stereo Line Output

0: OFF (Default)

1: ON

When PMLO bit is "1", BEEPL bit is enabled. When PMLO bit is "0", the LOUT/ROUT pins go to AVSS.

SPKG1-0: Speaker-Amp Output Gain Select (See Table 41)

MGAIN1: MIC-Amp Gain Control (See Table 16)

LOPS: Stereo Line Output Power-Save Mode

0: Normal Operation (Default)

1: Power-Save Mode

LOVL: Stereo Line Output Gain Select (Table 37)

0: 0dB (Default)

1: +2dB

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
04H	Mode Control 1	PLL3	PLL2	PLL1	PLL0	BCKO	0	DIF1	DIF0
	Default	0	0	0	0	0	0	1	0

DIF1-0: Audio Interface Format (See Table 13)

Default: "10" (Left justified)

BCKO: BICK Output Frequency Select at Master Mode (See Table 10)

PLL3-0: PLL Reference Clock Select (See Table 4)

Default: "0000"(LRCK pin)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
05H	Mode Control 2	PS1	PS0	FS3	0	0	FS2	FS1	FS0
	Default	0	0	0	0	0	0	0	0

FS3-0: Sampling Frequency Select (See Table 5 and Table 6.) and MCKI Frequency Select (See Table 11.)

FS3-0 bits select sampling frequency at PLL mode and MCKI frequency at EXT mode.

PS1-0: MCKO Output Frequency Select (Table 9)

Default: "00"(256fs)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
06H	Timer Select	DVTM0	Z	TM1	ZTM0	WTM1	WTM0	0	0
	Default	0	0	000			0	0	0

WTM1-0: ALC Recovery Waiting Period (see Table 24.)

Default: "00" (128/fs)

ZTM1-0: ALC Limiter/Recovery Operation Zero Crossing Timeout Period (see Table 23.)

Default: "00" (128/fs)

DVTM: Digital Volume Transition Time Setting (see Table 32.)

0: 1061/fs (Default)

1: 256/fs

This is the transition time between DVL/R7-0 bits = 00H and FFH.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
07H	ALC Mode Control 1	0	0	ALC	ZELMN	LMAT1	LMAT0	RGAIN0	LMTH0
	Default	0	0	0	0	0	0	0	0

LMTH1-0: ALC Limiter Detection Level / Recovery Counter Reset Level (see Table 21.)

Default: "00"

LMTH1 bit is D6 bit of 0BH.

RGAIN1-0: ALC Recovery GAIN Step (see Table 25.)

Default: "00"

RGAIN1 bit is D7 bit of 03H.

LMAT1-0: ALC Limiter ATT Step (see Table 22.)

Default: "00"

ZELMN: Zero Crossing Detection Enable at ALC Limiter Operation

0 : Enable (Default)

1 : Disable

ALC: ALC Enable

0: ALC Disable (Default)

1 : ALC Enable

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
08H	ALC Mode Control 2	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
	Default	1	1	1	0	0	0	0	1

REF7-0: Reference Value at ALC Recovery Operation. 0.375dB step, 242 Level (see Table 26.)

Default: "E1H" (+30.0dB)

Addr	Register Name	D7 D	6 D	5	D4	D3	D2 D	1	D0
09H	Lch Input Volume Control	IVL7	IVL6	IVL5	IVL4	IVL3	IVL2	IVL1	IVL0
0CH	Rch Input Volume Control	IVR7	IVR6	IVR5	IVR4	IVR3	IVR2	IVR1	IVR0
	Default	1	1	1	0	0	0	0	1

IVL7-0, IVR7-0: Input Digital Volume; 0.375dB step, 242 Level (see Table 28.)
Default: "E1H" (+30.0dB)

Addr	Register Name	D7	D6	D5 D	4 D	3	D2 D	1	D0
0AH	Lch Digital Volume Control	DVL7	DVL6	DVL5	DVL4	DVL3	DVL2	DVL1	DVL0
0DH	Rch Digital Volume Control	DVR7	DVR6	DVR5	DVR4	DVR3	DVR2	DVR1	DVR0
	Default	0	0	0	1	0	0	0	0

DVL7-0, DVR7-0: Output Digital Volume (see Table 31.)
Default: "18H" (0dB)

Addr	Register Name	D7	D6	D5 D	4 D	3	D2 D	1	D0
0BH	ALC Mode Control 3	RGAIN1	LMTH1	0	0	0	0	0	0
	Default	0	0	0	0	0	0	0	0

LMTH1: ALC Limiter Detection Level / Recovery Counter Reset Level (see Table 21.)

RGAIN1: ALC Recovery GAIN Step (see Table 25.)

Addr	Register Name	D7 D	6 D5	D4 D3	D2 D1	D0			
0EH M	Mode Control 3	0	LOOP	SMUTE	DVOLC	BST1	BST0	DEM1	DEM0
	Default	0	0	0	1	0	0	0	1

DEM1-0: De-emphasis Frequency Select (Table 29)
Default: "01" (OFF)

BST1-0: Bass Boost Function Select (Table 30)
Default: "00" (OFF)

DVOLC: Output Digital Volume Control Mode Select
0: Independent
1: Dependent (Default)

When DVOLC bit = "1", DVL7-0 bits control both Lch and Rch volume level, while register values of DVL7-0 bits are not written to DVR7-0 bits. When DVOLC bit = "0", DVL7-0 bits control Lch level and DVR7-0 bits control Rch level, respectively.

SMUTE: Soft Mute Control
0: Normal Operation (Default)
1: DAC outputs soft-muted

LOOP: Digital Loopback Mode
0 : SDTI → DAC (Default)
1 : SDTO → DAC

Addr	Register Name	D7 D6	D5	D4 D3	D2 D1	D0			
0FH M	Mode Control 4	0	0	0	0	IVOLC	HPM B	EEPH	DACH
	Default	0	0	0	0	1	0	0	0

DACH: Switch Control from DAC to Headphone-Amp

0: OFF (Default)

1: ON

BEEPH: Switch Control from BEEP pin to Headphone-Amp

0: OFF (Default)

1: ON

HPM: Headphone-Amp Mono Output Select

0: Stereo (Default)

1: Mono

When the HPM bit = "1", (L+R)/2 signals are output to Lch and Rch of the Headphone-Amp. Both PMHPL and PMHPR bits should be "1" when HPM bit is "1".

IVOLC: Input Digital Volume Control Mode Select

0: Independent

1: Dependent (Default)

When IVOLC bit = "1", IVL7-0 bits control both Lch and Rch volume level, while register values of IVL7-0 bits are not written to IVR7-0 bits. When IVOLC bit = "0", IVL7-0 bits control Lch level and IVR7-0 bits control Rch level, respectively.

Addr	Register Name	D7	D6	D5	D4	D3 D2	D1 D0		
10H P	Power Management 3	0	0	HPG	MDIF2	MDIF1	INR	INL	PMADR
	Default 0		0	0	0	0	0	0	0

PMADR: MIC-Amp Lch and ADC Rch Power Management

- 0: Power-down (Default)
- 1: Power-up

INL: ADC Lch Input Source Select

- 0: LIN1 pin (Default)
- 1: LIN2 pin

INR: ADC Rch Input Source Select

- 0: RIN1 pin (Default)
- 1: RIN2 pin

MDIF1: ADC Lch Input Type Select

- 0: Single-ended input (LIN1/LIN2 pin: Default)
- 1: Full-differential input (IN1+/IN1- pin)

MDIF2: ADC Rch Input Type Select

- 0: Single-ended input (RIN1/RIN2 pin: Default)
- 1: Full-differential input (IN2+/IN2- pin)

HPG: Headphone-Amp Gain Select (see Table 38.)

- 0: 0dB (Default)
- 1: +3.6dB

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0	
11H	Digital Filter Select	GN1	GN0	0		FIL1	EQ	FIL3	0	0
	Default	0	0	0		0	0	0	0	0

GN1-0: Gain Select at GAIN block (see Table 19.)

Default: "00"

FIL3: FIL3 (Stereo Separation Emphasis Filter) Coefficient Setting Enable

0: Disable (Default)

1: Enable

When FIL3 bit is "1", the settings of F3A13-0 and F3B13-0 bits are enabled. When FIL3 bit is "0", FIL3 block is OFF (MUTE).

EQ: EQ (Gain Compensation Filter) Coefficient Setting Enable

0: Disable (Default)

1: Enable

When EQ bit is "1", the settings of EQA15-0, EQB13-0 and EQC15-0 bits are enabled. When EQ bit is "0", EQ block is through (0dB).

FIL1: FIL1 (Wind-noise Reduction Filter) Coefficient Setting Enable

0: Disable (Default)

1: Enable

When FIL1 bit is "1", the settings of F1A13-0 and F1B13-0 bits are enabled. When FIL1 bit is "0", FIL1 block is through (0dB).

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
12H	FIL3 Co-efficient 0	F3A7	F3A6	F3A5	F3A4	F3A3	F3A2	F3A1	F3A0
13H	FIL3 Co-efficient 1	F3AS	0	F3A13	F3A12	F3A11	F3A10	F3A9	F3A8
14H	FIL3 Co-efficient 2	F3B7	F3B6	F3B5	F3B4	F3B3	F3B2	F3B1	F3B0
15H	FIL3 Co-efficient 3	0	0	F3B13	F3B12	F3B11	F3B10	F3B9	F3B8
16H	EQ Co-efficient 0	EQA7	EQA6	EQA5	EQA4	EQA3	EQA2	EQA1	EQA0
17H	EQ Co-efficient 1	EQA15	EQA14	EQA13	EQA12	EQA11	EQA10	EQA9	EQA8
18H	EQ Co-efficient 2	EQB7	EQB6	EQB5	EQB4	EQB3	EQB2	EQB1	EQB0
19H	EQ Co-efficient 3	0	0	EQB13	EQB12	EQB11	EQB10	EQB9	EQB8
1AH	EQ Co-efficient 4	EQC7	EQC6	EQC5	EQC4	EQC3	EQC2	EQC1	EQC0
1BH	EQ Co-efficient 5	EQC15	EQC14	EQC13	EQC12	EQC11	EQC10	EQC9	EQC8
1CH	FIL1 Co-efficient 0	F1A7	F1A6	F1A5	F1A4	F1A3	F1A2	F1A1	F1A0
1DH	FIL1 Co-efficient 1	F1AS	0	F1A13	F1A12	F1A11	F1A10	F1A9	F1A8
1EH	FIL1 Co-efficient 2	F1B7	F1B6	F1B5	F1B4	F1B3	F1B2	F1B1	F1B0
1FH	FIL1 Co-efficient 3	0	0	F1B13	F1B12	F1B11	F1B10	F1B9	F1B8
	Default	0	0	0	0	0	0	0	0

F3A13-0, F3B13-0: FIL3 (Stereo Separation Emphasis Filter) Coefficient (14bit x 2)
Default: "0000H"

F3AS: FIL3 (Stereo Separation Emphasis Filter) Select
0: HPF (Default)
1: LPF


EQA15-0, EQB13-0, EQC15-C0: EQ (Gain Compensation Filter) Coefficient (14bit x 2 + 16bit x 1)
Default: "0000H"

F1A13-0, F1B13-B0: FIL1 (Wind-noise Reduction Filter) Coefficient (14bit x 2)
Default: "0000H"

F1AS: FIL1 (Wind-noise Reduction Filter) Select
0: HPF (Default)
1: LPF

SYSTEM DESIGN

Figure 45 shows the system connection diagram for the AK4642. An evaluation board [AKD4642] is available which demonstrates the optimum layout, power supply arrangements and measurement results.



Notes:

- AVSS, DVSS and HVSS of the AK4642 should be distributed separately from the ground of external controllers.
- Values of R and C in Figure 45 should depend on system.
- All digital input pins should not be left floating.
- When the AK4642 is EXT mode (PMPLL bit = "0"), a resistor and capacitor of VCOC pin is not needed.
- When the AK4642 is PLL mode (PMPLL bit = "1"), a resistor and capacitor of VCOC pin is shown in Table 4.
- When piezo speaker is used, 2.6 ~ 5.25V power should be supplied to HVDD and 10Ω or more series resistors should be connected to both SPP and SPN pins, respectively.
- When the AK4642 is used as master mode, LRCK and BICK pins are floating before M/S bit is changed to "1". Therefore, 100kΩ around pull-up resistor should be connected to LRCK and BICK pins of the AK4642.

Figure 45. Typical Connection Diagram

1. Grounding and Power Supply Decoupling

The AK4642 requires careful attention to power supply and grounding arrangements. AVDD, DVDD and HVDD are usually supplied from the system's analog supply. If AVDD, DVDD and HVDD are supplied separately, the power-up sequence is not critical. AVSS, DVSS and HVSS of the AK4642 should be connected to the analog ground plane. System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK4642 as possible, with the small value ceramic capacitor being the nearest.

2. Voltage Reference

VCOM is a signal ground of this chip. A 2.2 μ F electrolytic capacitor in parallel with a 0.1 μ F ceramic capacitor attached to the VCOM pin eliminates the effects of high frequency noise. No load current may be drawn from the VCOM pin. All signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the AK4642.

3. Analog Inputs

The Mic, Line and Beep inputs are single-ended. The input signal range scales with nominally at 0.06 x AVDD Vpp (typ) for the Mic input and 0.6 x AVDD Vpp (typ) for the Beep input, centered around the internal common voltage (0.45 x AVDD). Usually the input signal is AC coupled using a capacitor. The cut-off frequency is $f_c = (1/2\pi RC)$. The AK4642 can accept input voltages from AVSS to AVDD.

4. Analog Outputs

The input data format for the DAC is 2's complement. The output voltage is a positive full scale for 7FFFH(@16bit) and a negative full scale for 8000H(@16bit). Stereo Line Output is centered at 0.45 x AVDD. The Headphone-Amp and Speaker-Amp outputs are centered at HVDD/2.

CONTROL SEQUENCE

■ **Clock Set up**

When ADC or DAC is powered-up, the clocks must be supplied.

1. PLL Master Mode.




Figure 46. Clock Set Up Sequence (1)

<Example>

- (1) After Power Up, PDN pin = "L" → "H"
 "L" time of 150ns or more is needed to reset the AK4642.
- (2) DIF1-0, PLL3-0, FS3-0, BCKO and M/S bits should be set during this period.
- (3) Power UpVCOM: PMVCM bit = "0" → "1"
 VCOM should first be powered-up before the other block operates.
- (4) In case of using MCKO output: MCKO bit = "1"
 In case of not using MCKO output: MCKO bit = "0"
- (5) PLL lock time is 40ms(max) after PMPLL bit changes from "0" to "1" and MCKI is supplied from an external source.
- (6) The AK4642 starts to output the LRCK and BICK clocks after the PLL becomes stable. Then normal operation starts.
- (7) The invalid frequency is output from MCKO pin during this period if MCKO bit = "1".
- (8) The normal clock is output from MCKO pin after the PLL is locked if MCKO bit = "1".

2. PLL Slave Mode (LRCK or BICK pin)




Figure 47. Clock Set Up Sequence (2)

<Example>

- (1) After Power Up: PDN pin "L" → "H"
 "L" time of 150ns or more is needed to reset the AK4642.
- (2) DIF1-0, FS3-0 and PLL3-0 bits should be set during this period.
- (3) Power Up VCOM: PMVCM bit = "0" → "1"
 VCOM should first be powered up before the other block operates.
- (4) PLL starts after the PMPLL bit changes from "0" to "1" and PLL reference clock (LRCK or BICK pin) is supplied. PLL lock time is 160ms(max) when LRCK is a PLL reference clock. And PLL lock time is 2ms(max) when BICK is a PLL reference clock.
- (5) Normal operation starts after that the PLL is locked.

3. PLL Slave Mode (MCKI pin)

Example:

Audio I/F Format: MSB justified (ADC & DAC)
 BICK frequency at Master Mode: 64fs
 Input Master Clock Select at PLL Mode: 11.2896MHz
 MCKO: Enable
 Sampling Frequency: 8kHz




Figure 48. Clock Set Up Sequence (3)

<Example>

- After Power Up: PDN pin "L" → "H"
 "L" time of 150ns or more is needed to reset the AK4642.
- DIF1-0, PLL3-0, FS3-0, BCKO and M/S bits should be set during this period.
- Power Up VCOM: PMVCM bit = "0" → "1"
 VCOM should first be powered up before the other block operates.
- Enable MCKO output: MCKO bit = "1"
- PLL starts after that the PMPLL bit changes from "0" to "1" and PLL reference clock (MCKI pin) is supplied.
 PLL lock time is 40ms(max).
- The normal clock is output from MCKO after PLL is locked.
- The invalid frequency is output from MCKO during this period.
- BICK and LRCK clocks should be synchronized with MCKO clock.

4. EXT Slave Mode




Figure 49. Clock Set Up Sequence (4)

<Example>

- (1) After Power Up: PDN pin "L" → "H"
 "L" time of 150ns or more is needed to reset the AK4642.
- (2) DIF1-0 and FS1-0 bits should be set during this period.
- (3) Power Up VCOM: PMVCM bit = "0" → "1"
 VCOM should first be powered up before the other block operates.
- (4) Normal operation starts after the MCKI, LRCK and BICK are supplied.

■ MIC Input Recording (Stereo)




Figure 50. MIC Input Recording Sequence

<Example>

This sequence is an example of ALC setting at fs=44.1kHz. If the parameter of the ALC is changed, please refer to “Figure 24. Registers set-up sequence at ALC operation”

At first, clocks should be supplied according to “Clock Set Up” sequence.

- (1) Set up a sampling frequency (FS3-0 bit). When the AK4642 is PLL master mode, MIC and ADC should be powered-up in consideration of PLL lock time after a sampling frequency is changed.
- (2) Set up MIC input (Addr: 02H)
- (3) Set up Timer Select for ALC (Addr: 06H)
- (4) Set up REF value for ALC (Addr: 08H)
- (5) Set up LMTH1 and RGAIN1 bits (Addr: 0BH)
- (6) Set up LMTH0, RGAIN0, LMAT1-0 and ALC bits (Addr: 07H)
- (7) Power Up MIC and ADC: PMADL = PMADR bits = “0” → “1”

The initialization cycle time of ADC is 1059/fs=24ms@fs=44.1kHz.

After the ALC bit is set to “1” and MIC&ADC block is powered-up, the ALC operation starts from IVOL default value (+30dB).

The time of offset voltage going to “0” after the ADC initialization cycle depends on both the time of analog input pin going to the common voltage and the time constant of the offset cancel digital HPF. This time can be shorter by using the following sequence:

At first, PMVCM and PMMP bits should be set to “1”. Then, the ADC should be powered-up. The wait time to power-up the ADC should be longer than 4 times of the time constant that is determined by the AC coupling capacitor at analog input pin and the internal input resistance 60k(typ).

- (8) Power Down MIC and ADC: PMADL = PMADR bits = “1” → “0”

When the registers for the ALC operation are not changed, ALC bit may be keeping “1”. The ALC operation is disabled because the MIC&ADC block is powered-down. If the registers for the ALC operation are also changed when the sampling frequency is changed, it should be done after the AK4642 goes to the manual mode (ALC bit = “0”) or MIC&ADC block is powered-down (PMADL=PMADR bits = “0”). IVOL gain is not reset when PMADL=PMADR bits = “0”, and then IVOL operation starts from the setting value when PMADL or PMADR bit is changed to “1”.

- (9) ALC Disable: ALC bit = “1” → “0”

■ Speaker-amp Output




Figure 51. Speaker-Amp Output Sequence

<Example>

At first, clocks should be supplied according to “Clock Set Up” sequence.

- (1) Set up a sampling frequency (FS3-0 bits). When the AK4642 is PLL mode, DAC and Speaker-Amp should be powered-up in consideration of PLL lock time after a sampling frequency is changed.
- (2) Set up the path of “DAC → SPK-Amp”: DACS bit = “0” → “1”
- (3) SPK-Amp gain setting: SPKG1-0 bits = “00” → “01”
- (4) Set up Timer Select for ALC (Addr: 06H)
- (5) Set up REF value for ALC (Addr: 08H)
- (6) Set up LMTH1 and RGAIN1 bits (Addr: 0BH)
- (7) Set up LMTH0, RGAIN0, LMAT1-0 and ALC bits (Addr: 07H)
When PMADL or PMADR bit is “1”, ALC for DAC path is disabled.
- (8) Set up the input digital volume (Addr: 09H and 0CH)
When PMADL = PMADR bits = “0”, IVL7-0 and IVR7-0 bits should be set to “91H”(0dB).
- (9) Set up the output digital volume (Addr: 0AH and 0DH).
When DVOLC bit is “1” (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up, the digital volume changes from default value (0dB) to the register setting value by the soft transition.
- (10) Power Up of DAC, Beep-Amp and Speaker-Amp: PMDAC = PMBP = PMSPK bits = “0” → “1”
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1” at PMADL and PMADR bits are “0”. The initialization cycle time is $1059/fs=24ms@fs=44.1kHz$. During the initialization cycle, the DAC input digital data of both channels are internally forced to a 2’s complement, “0”. The DAC output reflects the digital input data after the initialization cycle is complete. When PMADC or PMADR bit is “1”, the DAC does not require an initialization cycle. When ALC bit is “1”, ALC is disable (ALC gain is set by IVL/R7-0 bits) during an initialization cycle ($1059/fs=24ms@fs=44.1kHz$). After the initialization cycle, ALC operation starts from the gain set by IVL/R7-0 bits.
- (11) Exit the power-save-mode of Speaker-Amp: SPPSN bit = “0” → “1”
- (12) Enter the power-save-mode of Speaker-Amp: SPPSN bit = “1” → “0”
- (13) Disable the path of “DAC → SPK-Amp”: DACS bit = “1” → “0”
- (14) Power Down DAC, Beep-Amp and Speaker-Amp: PMDAC = PMBP = PMSPK bits = “1” → “0”

■ BEEP signal output from Speaker-Amp




Figure 52. “BEPP-Amp → Speaker-Amp” Output Sequence

<Example>

The clocks can be stopped when only BEEP-Amp and Speaker-Amp are operating.

- (1) Power Up BEEP-Amp and Speaker-Amp: PMBP = PMSPK bits = “0” → “1”
- (2) Disable the path of “DAC → SPK-Amp”: DACS bit = “0”
Enable the path of “BEEP → SPK-Amp”: BEEPS bit = “0” → “1”
- (3) Exit the power-save-mode of Speaker-Amp: SPPSN bit = “0” → “1”
- (4) Enter the power-save-mode of Speaker-Amp: SPPSN bit = “1” → “0”
- (5) Power Down BEEP-Amp and Speaker-Amp: PMBP = PMSPK bits = “1” → “0”
- (6) Disable the path of “BEEP → SPK-Amp”: BEEPS bit = “1” → “0”

■ Headphone-amp Output




Figure 53. Headphone-Amp Output Sequence

<Example>

At first, clocks should be supplied according to “Clock Set Up” sequence.

- (1) Set up a sampling frequency (FS3-0 bits).
- (2) Set up the path of “DAC → HP-Amp”: DACH bit = “0” → “1”
- (3) Set up the low frequency boost level (BST1-0 bits)
- (4) Set up the input digital volume (Addr: 09H and 0CH)
When PMADL = PMADR bits = “0”, IVL7-0 and IVR7-0 bits should be set to “91H”(0dB).
- (5) Set up the output digital volume (Addr: 0AH and 0DH)
When DVOLC bit is “1” (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up, the digital volume changes from default value (0dB) to the register setting value by the soft transition.
- (6) Power up DAC and Beep-Amp: PMDAC = PMBP bits = “0” → “1”
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1” at PMADL and PMADR bits are “0”. The initialization cycle time is $1059/fs = 24ms@fs=44.1kHz$. During the initialization cycle, the DAC input digital data of both channels are internally forced to a 2's complement, “0”. The DAC output reflects the digital input data after the initialization cycle is complete. When PMADC or PMADR bit is “1”, the DAC does not require an initialization cycle. When ALC bit is “1”, ALC is disable (ALC gain is set by IVL/R7-0 bits) during an initialization cycle ($1059/fs=24ms@fs=44.1kHz$). After the initialization cycle, ALC operation starts from the gain set by IVL/R7-0 bits.
- (7) Power up headphone-amp: PMHPL = PMHPR bits = “0” → “1”
Output voltage of headphone-amp is still HVSS.
- (8) Rise up the common voltage of headphone-amp: HPMTN bit = “0” → “1”
The rise time depends on HVDD and the capacitor value connected with the MUTET pin. When HVDD=3.3V and the capacitor value is 1.0μF, the time constant is $\tau_f = 100ms(\text{typ}), 250ms(\text{max})$.
- (9) Fall down the common voltage of headphone-amp: HPMTN bit = “1” → “0”
The fall time depends on HVDD and the capacitor value connected with the MUTET pin. When HVDD=3.3V and the capacitor value is 1.0μF, the time constant is $\tau_f = 100ms(\text{typ}), 250ms(\text{max})$.
If the power supply is powered-off or headphone-Amp is powered-down before the common voltage goes to GND, the pop noise occurs. It takes twice of τ_f that the common voltage goes to GND.
- (10) Power down headphone-amp: PMHPL = PMHPR bits = “1” → “0”
- (11) Power down DAC and Beep-Amp: PMDAC = PMBP bits = “1” → “0”
- (12) Off the bass boost: BST1-0 bits = “00”
- (13) Disable the path of “DAC → HP-Amp”: DACH bit = “1” → “0”

■ Stereo Line Output




Figure 54. Stereo Lineout Sequence

<Example>


At first, clocks should be supplied according to “Clock Set Up” sequence.

- (1) Set up the sampling frequency (FS 3-0 bits). When the AK4642 is PLL mode, DAC and Stereo Line-Amp should be powered-up in consideration of PLL lock time after the sampling frequency is changed.
- (2) Set up the path of “DAC → Stereo Line Amp”: DACL bit = “0” → “1”
- (3) Set up the input digital volume (Addr: 09H and 0CH)
When PMADL = PMADR bits = “0”, IVL7-0 and IVR7-0 bits should be set to “91H”(0dB).
- (4) Set up the output digital volume (Addr: 0AH and 0DH)
When DVOLC bit is “1” (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up, the digital volume changes from default value (0dB) to the register setting value by the soft transition.
- (5) Enter power-save mode of Stereo Line Amp: LOPS bit = “0” → “1”
- (6) Power-up DAC, Beep-Amp and Stereo Line-Amp: PMDAC = PMBP = PMLO bits = “0” → “1”
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1” at PMADL and PMADR bits are “0”. The initialization cycle time is $1059/fs=24ms@fs=44.1kHz$. During the initialization cycle, the DAC input digital data of both channels are internally forced to a 2's complement, “0”. The DAC output reflects the digital input data after the initialization cycle is complete. When PMADC or PMADR bit is “1”, the DAC does not require an initialization cycle. When ALC bit is “1”, ALC is disable (ALC gain is set by IVL/R7-0 bits) during an initialization cycle ($1059/fs=24ms@fs=44.1kHz$). After the initialization cycle, ALC operation starts from the gain set by IVL/R7-0 bits.
LOUT and ROUT pins rise up to VCOM voltage after PMLO bit is changed to “1”. Rise time is 300ms(max) at C=1μF.
- (7) Exit power-save mode of Stereo Line-Amp: LOPS bit = “1” → “0”
LOPS bit should be set to “0” after LOUT and ROUT pins rise up. Stereo Line-Amp goes to normal operation by setting LOPS bit to “0”.
- (8) Enter power-save mode of Stereo Line-Amp: LOPS bit: “0” → “1”
- (9) Power-down DAC, Beep-Amp and Stereo Line-Amp: PMDAC = PMBP = PMLO bits = “1” → “0”
LOUT and ROUT pins fall down to AVSS. Fall time is 300ms(max) at C=1μF.
- (10) Disable the path of “DAC → Stereo Line-Amp”: DACL bit = “1” → “0”
- (11) Exit power-save mode of Stereo Line-Amp: LOPS bit = “1” → “0”
LOPS bit should be set to “0” after LOUT and ROUT pins fall down.

■ Stop of Clock

Master clock can be stopped when ADC and DAC are not used.

1. PLL Master Mode



Example:

Audio I/F Format: MSB justified (ADC & DAC)
 BICK frequency at Master Mode: 64fs
 Input Master Clock Select at PLL Mode: 11.2896MHz
 Sampling Frequency: 8kHz





Figure 55. Clock Stopping Sequence (1)

<Example>

- (1) Power down PLL: PMPLL bit = "1" → "0"
- (2) Stop MCKO clock: MCKO bit = "1" → "0"
- (3) Stop an external master clock.

2. PLL Slave Mode (LRCK or BICK pin)



Example

Audio I/F Format : MSB justified (ADC & DAC)
 PLL Reference clock: BICK
 BICK frequency: 64fs
 Sampling Frequency: 8kHz




Figure 56. Clock Stopping Sequence (2)

<Example>

- (1) Power down PLL: PMPLL bit = "1" → "0"
- (2) Stop the external BICK and LRCK clocks

3. PLL Slave (MCKI pin)




Figure 57. Clock Stopping Sequence (3)

<Example>

- (1) Power down PLL: PMPLL bit = “1” → “0”
Stop MCKO output: MCKO bit = “1” → “0”
- (2) Stop the external master clock.

4. EXT Slave Mode




Figure 58. Clock Stopping Sequence (4)

<Example>


- (1) Stop the external MCKI, BICK and LRCK clocks.

■ Power down

Power supply current can be shut down (typ. 10µA) by stopping clocks and setting PMVCM bit = “0” after all blocks except for VCOM are powered-down. Power supply current can be also shut down (typ. 10µA) by stopping clocks and setting PDN pin = “L”. When PDN pin = “L”, the registers are initialized.

PACKAGE

● 32pin QFN (Unit: mm)




Note) The part of black at four corners on reverse side must not be soldered and must be open.

■ Material & Lead finish

- Package molding compound: Epoxy
- Lead frame material: C u
- Lead frame surface treatment: Sol der (Pb free) plate

MARKING



XXXXX : Date code identifier (5 digits)

Revision History

Date (YY/MM/DD)	Revision	Reason	Page	Contents
04/11/16 00		First Edition		
05/01/17	01	Error correct	76	Headphone Output Sequence DACH bit setting is added.
		Explanation addition	40 Input	<p>Digital Volume</p> <p>The following sentence is added to note (1) of Figure 25. [The wait time from ALC bit = "1" to ALC operation start by IVL7-0 bits is at most recovery time (WTM1-0 bits) plus zerocross timeout period (ZTM1-0 bits).]</p> <p>The following sentence is added to note (2) of Figure 25. [When ALC is enabled again, ALC bit should be set to "1" by an interval more than zero crossing timeout period after ALC bit = "0".]</p>
		Explanation deletion	37 ALC	<p>Recovery Operation</p> <p>The following sentence is deleted. [When zero cross is detected at both channels during the wait period set by WTM1-0 bits, the ALC recovery operation waits until WTM1-0 period and the next recovery operation is done.]</p>
05/04/27	02	Explanation change	1 F	eatures SPK Output Power: 250mW → 400mW
		Spec addition	12	Analog Characteristics (SPK-Amp) Output Voltage = 1.79Vrms(typ) at SPKG1-0 bits = "10", -2.5dBFS (Po=400mW)

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
 - a. A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
 - b. A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.