



# REALTEK

## ALC5624

### HAND-HELD MULTIMEDIA I<sup>2</sup>S AUDIO CODEC

## DATASHEET

Rev. 1.3  
07 August 2009  
Track ID: JATR-1076-21



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

[www.realtek.com](http://www.realtek.com)

## COPYRIGHT

©2009 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

## DISCLAIMER

Realtek provides this document “as is”, without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

## TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

## USING THIS DOCUMENT

This document is intended for the hardware and software engineer’s general information on the Realtek ALC5624 Audio Codec IC.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

## REVISION HISTORY

| Revision | Release Date | Summary   |
|----------|--------------|---|
| 1.0      | 2007/08/24   | First release   |
| 1.1      | 2008/01/11   | Revised section 1 General Description, page 1.<br>Revised Figure 1, page 4.<br>Added note in Table 4, page 8.<br>Revised Figure 4 to Figure 11, page 12to 14.<br>Revised section 7.8.1 Speaker Output, page 18.<br>Revised Table 29, page 34.<br>Revised section 10 Application Circuits, page 66.<br>Revised section 12 Appendix A: Stereo I <sup>2</sup> S Clock Table, page 69.<br>Revised section 13 Ordering Information, page 70. |
| 1.2      | 2008/07/23   | Revised section 13 Ordering Information, page 70.   |
| 1.3      | 2009/08/07   | Revised Figure 1 Block Diagram, page 4.<br>Revised Table 3 Filter/Reference, page 8.<br>Revised Table 4 Power/Ground, page 8.<br>Revised Table 81 Analog Performance Characteristics, page 60.<br>Added section 9.3 Signal Timing, page 63.<br>Revised section 11 Mechanical Dimensions, page 67.<br>Revised Table 85 Ordering Information, page 70.  |

## Table of Contents

|  |          |
|--|----------|
| <b>1. GENERAL DESCRIPTION</b> .....                          | <b>1</b> |
| <b>2. FEATURES</b> .....                                     | <b>2</b> |
| <b>3. SYSTEM APPLICATIONS</b> .....                          | <b>3</b> |
| <b>4. FUNCTION BLOCK DIAGRAM</b> .....                       | <b>4</b> |
| 4.1. FUNCTION BLOCK .....                                    | 4        |
| 4.2. AUDIO MIXER PATH.....                                   | 5        |
| <b>5. PIN ASSIGNMENTS</b> .....                              | <b>6</b> |
| 5.1. PACKAGE AND VERSION IDENTIFICATION .....                | 6        |
| <b>6. PIN DESCRIPTIONS</b> .....                             | <b>7</b> |
| 6.1. DIGITAL I/O PINS .....                                  | 7        |
| 6.2. ANALOG I/O PINS .....                                   | 7        |
| 6.3. FILTER/REFERENCE.....                                   | 8        |
| 6.4. POWER/GROUND.....                                       | 8        |
| <b>7. FUNCTIONAL DESCRIPTION</b> .....                       | <b>9</b> |
| 7.1. POWER .....   | 9        |
| 7.2. RESET .....   | 9        |
| 7.2.1. <i>Power-On Reset (POR)</i> .....                     | 9        |
| 7.3. CLOCKING.....   | 10       |
| 7.3.1. <i>Phase-Locked Loop</i> .....                        | 10       |
| 7.3.2. <i>I<sup>2</sup>C and Stereo I<sup>2</sup>S</i> ..... | 11       |
| 7.4. DIGITAL DATA INTERFACE .....                            | 12       |
| 7.4.1. <i>Stereo I<sup>2</sup>S/PCM Interface</i> .....      | 12       |
| 7.5. AUDIO DATA PATH .....                                   | 15       |
| 7.5.1. <i>Stereo ADC</i> .....                               | 15       |
| 7.5.2. <i>Stereo DAC</i> .....                               | 15       |
| 7.6. MIXERS.....   | 15       |
| 7.6.1. <i>Headphone Mixer</i> .....                          | 15       |
| 7.6.2. <i>MONO Mixer</i> .....                               | 16       |
| 7.6.3. <i>Speaker Mixer</i> .....                            | 16       |
| 7.6.4. <i>ADC Record Mixer</i> .....                         | 16       |
| 7.7. ANALOG AUDIO INPUT PATH .....                           | 17       |
| 7.7.1. <i>Line Input</i> .....                               | 17       |
| 7.7.2. <i>Phone Input</i> .....                              | 17       |
| 7.7.3. <i>Microphone Input</i> .....                         | 17       |
| 7.8. ANALOG AUDIO OUTPUT DATA PATH .....                     | 18       |
| 7.8.1. <i>Speaker Output</i> .....                           | 18       |
| 7.8.2. <i>Headphone Output</i> .....                         | 19       |
| 7.8.3. <i>MONO Output</i> .....                              | 19       |
| 7.9. AVC CONTROL .....                                       | 20       |
| 7.10. HARDWARE SOUND EFFECTS .....                           | 21       |
| 7.10.1. <i>Equalizer Block</i> .....                         | 21       |
| 7.10.2. <i>Pseudo Stereo and Spatial 3D Sound</i> .....      | 21       |
| 7.11. I <sup>2</sup> C CONTROL INTERFACE .....               | 22       |
| 7.11.1. <i>Addressing Setting</i> .....                      | 22       |
| 7.11.2. <i>Complete Data Transfer</i> .....                  | 22       |

|           |   |           |
|-----------|---|-----------|
| 7.12.     | ODD-ADDRESSED REGISTER ACCESS.....                                    | 23        |
| 7.13.     | POWER MANAGEMENT.....   | 23        |
| 7.14.     | GPIO AND INTERRUPT.....   | 24        |
| <b>8.</b> | <b>MIXER REGISTERS LIST.....</b>                                      | <b>25</b> |
| 8.1.      | REG-00H: RESET.....   | 25        |
| 8.2.      | REG-02H: SPEAKER OUTPUT VOLUME.....                                   | 25        |
| 8.3.      | REG-04H: HEADPHONE OUTPUT VOLUME.....                                 | 26        |
| 8.4.      | REG-08H: PHONE INPUT/MONO OUTPUT VOLUME.....                          | 26        |
| 8.5.      | REG-0AH: LINE_IN VOLUME.....  | 27        |
| 8.6.      | REG-0CH: STEREO DAC VOLUME.....                                       | 27        |
| 8.7.      | REG-0EH: MIC VOLUME.....  | 27        |
| 8.8.      | REG-10H: MIC ROUTING CONTROL.....                                     | 28        |
| 8.9.      | REG-12H: ADC RECORD GAIN.....   | 28        |
| 8.10.     | REG-14H: ADC RECORD MIXER CONTROL.....                                | 29        |
| 8.11.     | REG-1CH: OUTPUT MIXER CONTROL.....                                    | 29        |
| 8.12.     | REG-22H: MICROPHONE CONTROL.....                                      | 30        |
| 8.13.     | REG-26H: POWER DOWN CONTROL/STATUS.....                               | 31        |
| 8.14.     | REG-34H: MAIN SERIAL DATA PORT CONTROL (STEREO I <sup>2</sup> S)..... | 32        |
| 8.15.     | REG-3AH: POWER MANAGEMENT ADDITION 1.....                             | 33        |
| 8.16.     | REG-3CH: POWER MANAGEMENT ADDITION 2.....                             | 34        |
| 8.17.     | REG-3EH: POWER MANAGEMENT ADDITION 3.....                             | 35        |
| 8.18.     | REG-40H: GENERAL PURPOSE CONTROL REGISTER 1.....                      | 36        |
| 8.19.     | REG-42H: GENERAL PURPOSE CONTROL REGISTER 2.....                      | 37        |
| 8.20.     | REG-44H: PLL CONTROL.....   | 37        |
| 8.20.1.   | PLL Clock Setting Table for 48K: (Unit: MHz).....                     | 38        |
| 8.20.2.   | PLL Clock Setting Table for 44.1K: (Unit: MHz).....                   | 38        |
| 8.21.     | REG-4CH: GPIO PIN CONFIGURATION.....                                  | 39        |
| 8.22.     | REG-4EH: GPIO PIN POLARITY.....                                       | 40        |
| 8.23.     | REG-50H: GPIO PIN STICKY.....   | 41        |
| 8.24.     | REG-52H: GPIO PIN WAKE-UP.....  | 42        |
| 8.25.     | REG-54H: GPIO PIN STATUS.....   | 43        |
| 8.26.     | REG-56H: PIN SHARING.....   | 44        |
| 8.27.     | REG-58H: OVER-TEMP/CURRENT STATUS.....                                | 45        |
| 8.28.     | REG-5CH: GPIO_OUTPUT PIN CONTROL.....                                 | 45        |
| 8.29.     | REG-5EH: MISC CONTROL.....  | 46        |
| 8.30.     | REG-60H: STEREO DAC CLOCK CONTROL_1.....                              | 47        |
| 8.31.     | REG-62H: STEREO DAC CLOCK CONTROL_2.....                              | 48        |
| 8.32.     | REG-68H: PSEUDO STEREO AND SPATIAL EFFECT BLOCK CONTROL.....          | 49        |
| 8.33.     | REG-6AH: INDEX ADDRESS.....   | 50        |
| 8.34.     | REG-6CH: INDEX DATA.....  | 50        |
| 8.35.     | REG-6EH: EQ STATUS.....   | 50        |
| 8.36.     | INDEX-00H: EQ BAND-0 COEFFICIENT (LP0: A1).....                       | 51        |
| 8.37.     | INDEX-01H: EQ BAND-0 GAIN (LP0: Ho).....                              | 51        |
| 8.38.     | INDEX-02H: EQ BAND-1 COEFFICIENT (BP1: A1).....                       | 51        |
| 8.39.     | INDEX-03H: EQ BAND-1 COEFFICIENT (BP1: A2).....                       | 51        |
| 8.40.     | INDEX-04H: EQ BAND-1 GAIN (BP1: Ho).....                              | 52        |
| 8.41.     | INDEX-05H: EQ BAND-2 COEFFICIENT (BP2: A1).....                       | 52        |
| 8.42.     | INDEX-06H: EQ BAND-2 COEFFICIENT (BP2: A2).....                       | 52        |
| 8.43.     | INDEX-07H: EQ BAND-2 GAIN (BP2: Ho).....                              | 52        |
| 8.44.     | INDEX-08H: EQ BAND-3 COEFFICIENT (BP3: A1).....                       | 52        |
| 8.45.     | INDEX-09H: EQ BAND-3 COEFFICIENT (BP3: A2).....                       | 53        |
| 8.46.     | INDEX-0AH: EQ BAND-3 GAIN (BP3: Ho).....                              | 53        |
| 8.47.     | INDEX-0BH: EQ BAND-4 COEFFICIENT (HPF: A1).....                       | 53        |
| 8.48.     | INDEX-0CH: EQ BAND-4 GAIN (HPF: Ho).....                              | 53        |

|            |  |           |
|------------|--|-----------|
| 8.49.      | INDEX-10H: EQ CONTROL AND STATUS REGISTER .....            | 54        |
| 8.50.      | INDEX-11H: EQ INPUT VOLUME CONTROL .....                   | 54        |
| 8.51.      | INDEX-12H: EQ OUTPUT VOLUME CONTROL .....                  | 54        |
| 8.52.      | INDEX-20H: AUTO VOLUME CONTROL REGISTER 0 .....            | 55        |
| 8.53.      | INDEX-21H: AUTO VOLUME CONTROL REGISTER 1 .....            | 55        |
| 8.54.      | INDEX-22H: AUTO VOLUME CONTROL REGISTER 2 .....            | 55        |
| 8.55.      | INDEX-23H: AUTO VOLUME CONTROL REGISTER 3 .....            | 56        |
| 8.56.      | INDEX-24H: AUTO VOLUME CONTROL REGISTER 4 .....            | 56        |
| 8.57.      | INDEX-25H: AUTO VOLUME CONTROL REGISTER 5 .....            | 56        |
| 8.58.      | INDEX-39H: DIGITAL INTERNAL REGISTER .....                 | 56        |
| 8.59.      | INDEX-4AH: CLASS-D TEMPERATURE SENSOR .....                | 57        |
| 8.60.      | INDEX-54H: AD_DA_MIXER_INTERNAL REGISTER .....             | 57        |
| 8.61.      | REG-7CH: VENDOR ID 1 .....                                 | 58        |
| 8.62.      | REG-7EH: VENDOR ID 2 .....                                 | 58        |
| <b>9.</b>  | <b>ELECTRICAL CHARACTERISTICS .....</b>                    | <b>59</b> |
| 9.1.       | DC CHARACTERISTICS .....                                   | 59        |
| 9.1.1.     | <i>Absolute Maximum Ratings</i> .....                      | 59        |
| 9.1.2.     | <i>Recommended Operating Conditions</i> .....              | 59        |
| 9.1.3.     | <i>Static Characteristics</i> .....                        | 59        |
| 9.2.       | ANALOG PERFORMANCE CHARACTERISTICS .....                   | 60        |
| 9.3.       | SIGNAL TIMING .....  | 63        |
| 9.3.1.     | <i>I<sup>2</sup>C Control Interface</i> .....              | 63        |
| 9.3.2.     | <i>I<sup>2</sup>S/PCM Interface Master Mode</i> .....      | 64        |
| 9.3.3.     | <i>I<sup>2</sup>S/PCM Interface Slave Mode</i> .....       | 65        |
| <b>10.</b> | <b>APPLICATION CIRCUITS .....</b>                          | <b>66</b> |
| <b>11.</b> | <b>MECHANICAL DIMENSIONS .....</b>                         | <b>67</b> |
| <b>12.</b> | <b>APPENDIX A: STEREO I<sup>2</sup>S CLOCK TABLE .....</b> | <b>69</b> |
| 12.1.      | MASTER/SLAVE MODE .....                                    | 69        |
| <b>13.</b> | <b>ORDERING INFORMATION .....</b>                          | <b>70</b> |

## List of Tables

|           |   |    |
|-----------|---|----|
| TABLE 1.  | DIGITAL I/O PINS .....  | 7  |
| TABLE 2.  | ANALOG I/O PINS .....   | 7  |
| TABLE 3.  | FILTER/REFERENCE .....  | 8  |
| TABLE 4.  | POWER/GROUND.....   | 8  |
| TABLE 5.  | POWER SETTING FOR BEST PERFORMANCE.....                               | 9  |
| TABLE 6.  | RESET OPERATION .....   | 9  |
| TABLE 7.  | POWER-ON RESET VOLTAGE.....   | 9  |
| TABLE 8.  | CLOCK SETTING TABLE FOR 48K (UNIT: MHZ).....                          | 10 |
| TABLE 9.  | CLOCK SETTING TABLE FOR 44.1K (UNIT: MHZ).....                        | 11 |
| TABLE 10. | ADDRESSING SETTING.....   | 22 |
| TABLE 11. | WRITE WORD PROTOCOL .....   | 23 |
| TABLE 12. | READ WORD PROTOCOL.....   | 23 |
| TABLE 13. | REG-00H: RESET .....  | 25 |
| TABLE 14. | REG-02H: SPEAKER OUTPUT VOLUME .....                                  | 25 |
| TABLE 15. | REG-04H: HEADPHONE OUTPUT VOLUME.....                                 | 26 |
| TABLE 16. | REG-08H: PHONE INPUT / MONO OUTPUT VOLUME.....                        | 26 |
| TABLE 17. | REG-0AH: LINE_IN VOLUME.....  | 27 |
| TABLE 18. | REG-0CH: STEREO DAC VOLUME.....                                       | 27 |
| TABLE 19. | REG-0EH: MIC VOLUME.....  | 27 |
| TABLE 20. | REG-10H: MIC ROUTING CONTROL .....                                    | 28 |
| TABLE 21. | REG-12H: ADC RECORD GAIN.....   | 28 |
| TABLE 22. | REG-14H: ADC RECORD MIXER CONTROL.....                                | 29 |
| TABLE 23. | REG-1CH: OUTPUT MIXER CONTROL.....                                    | 29 |
| TABLE 24. | REG-22H: MICROPHONE CONTROL.....                                      | 30 |
| TABLE 25. | REG-26H: POWER DOWN CONTROL/STATUS.....                               | 31 |
| TABLE 26. | TRUTH TABLE FOR POWER DOWN MODE (PD=POWER DOWN) .....                 | 31 |
| TABLE 27. | REG-34H: MAIN SERIAL DATA PORT CONTROL (STEREO I <sup>2</sup> S)..... | 32 |
| TABLE 28. | REG-3AH: POWER MANAGEMENT ADDITION 1 .....                            | 33 |
| TABLE 29. | REG-3CH: POWER MANAGEMENT ADDITION 2 .....                            | 34 |
| TABLE 30. | REG-3EH: POWER MANAGEMENT ADDITION 3.....                             | 35 |
| TABLE 31. | REG-40H: GENERAL PURPOSE CONTROL REGISTER 1 .....                     | 36 |
| TABLE 32. | REG-42H: GENERAL PURPOSE CONTROL REGISTER 2 .....                     | 37 |
| TABLE 33. | REG-44H: PLL CONTROL .....  | 37 |
| TABLE 34. | PLL CLOCK SETTING TABLE FOR 48K: (UNIT: MHZ) .....                    | 38 |
| TABLE 35. | PLL CLOCK SETTING TABLE FOR 44.1K: (UNIT: MHZ).....                   | 38 |
| TABLE 36. | REG-4CH: GPIO PIN CONFIGURATION.....                                  | 39 |
| TABLE 37. | REG-4EH: GPIO PIN POLARITY.....                                       | 40 |
| TABLE 38. | REG-50H: GPIO PIN STICKY .....  | 41 |
| TABLE 39. | REG-52H: GPIO PIN WAKE-UP .....                                       | 42 |
| TABLE 40. | REG-54H: GPIO PIN STATUS.....   | 43 |
| TABLE 41. | REG-56H: PIN SHARING.....   | 44 |
| TABLE 42. | REG-58H: OVER-TEMP/CURRENT STATUS .....                               | 45 |
| TABLE 43. | REG-5CH: GPIO_OUTPUT PIN CONTROL .....                                | 45 |
| TABLE 44. | REG-5EH: MISC CONTROL .....   | 46 |
| TABLE 45. | REG-60H: STEREO DAC CLOCK CONTROL_1.....                              | 47 |
| TABLE 46. | REG-62H: STEREO DAC CLOCK CONTROL_2.....                              | 48 |
| TABLE 47. | REG-68H: PSEUDO STEREO AND SPATIAL EFFECT BLOCK CONTROL.....          | 49 |
| TABLE 48. | REG-6AH: INDEX ADDRESS.....   | 50 |
| TABLE 49. | REG-6CH: INDEX DATA.....  | 50 |
| TABLE 50. | REG-6EH: EQ STATUS.....   | 50 |
| TABLE 51. | INDEX-00H: EQ BAND-0 COEFFICIENT (LP0: A1).....                       | 51 |
| TABLE 52. | INDEX-01H: EQ BAND-0 GAIN (LP0: Ho).....                              | 51 |

|           |  |    |
|-----------|--|----|
| TABLE 53. | INDEX-02H: EQ BAND-1 COEFFICIENT (BP1: A1) ..... | 51 |
| TABLE 54. | INDEX-03H: EQ BAND-1 COEFFICIENT (BP1: A2) ..... | 51 |
| TABLE 55. | INDEX-04H: EQ BAND-1 GAIN (BP1: HO).....         | 52 |
| TABLE 56. | INDEX-05H: EQ BAND-2 COEFFICIENT (BP2: A1) ..... | 52 |
| TABLE 57. | INDEX-06H: EQ BAND-2 COEFFICIENT (BP2: A2) ..... | 52 |
| TABLE 58. | INDEX-07H: EQ BAND-2 GAIN (BP2: HO).....         | 52 |
| TABLE 59. | INDEX-08H: EQ BAND-3 COEFFICIENT (BP3: A1) ..... | 52 |
| TABLE 60. | INDEX-09H: EQ BAND-3 COEFFICIENT (BP3: A2) ..... | 53 |
| TABLE 61. | INDEX-0AH: EQ BAND-3 GAIN (BP3: HO).....         | 53 |
| TABLE 62. | INDEX-0BH: EQ BAND-4 COEFFICIENT (HPF: A1) ..... | 53 |
| TABLE 63. | INDEX-0CH: EQ BAND-4 GAIN (HPF: HO).....         | 53 |
| TABLE 64. | INDEX-10H: EQ CONTROL AND STATUS REGISTER .....  | 54 |
| TABLE 65. | INDEX-11H: EQ INPUT VOLUME CONTROL .....         | 54 |
| TABLE 66. | INDEX-12H: EQ OUTPUT VOLUME CONTROL .....        | 54 |
| TABLE 67. | INDEX-20H: AUTO VOLUME CONTROL REGISTER 0 .....  | 55 |
| TABLE 68. | INDEX-21H: AUTO VOLUME CONTROL REGISTER 1 .....  | 55 |
| TABLE 69. | INDEX-22H: AUTO VOLUME CONTROL REGISTER 2 .....  | 55 |
| TABLE 70. | INDEX-23H: AUTO VOLUME CONTROL REGISTER 3 .....  | 56 |
| TABLE 71. | INDEX-24H: AUTO VOLUME CONTROL REGISTER 4 .....  | 56 |
| TABLE 72. | INDEX-25H: AUTO VOLUME CONTROL REGISTER 5 .....  | 56 |
| TABLE 73. | INDEX-39H: DIGITAL INTERNAL REGISTER.....        | 56 |
| TABLE 74. | INDEX-4AH: CLASS-D TEMPERATURE SENSOR .....      | 57 |
| TABLE 75. | INDEX-54H: AD_DA_MIXER_INTERNAL REGISTER .....   | 57 |
| TABLE 76. | REG-7CH: VENDOR ID 1.....                        | 58 |
| TABLE 77. | REG-7EH: VENDOR ID 2.....                        | 58 |
| TABLE 78. | ABSOLUTE MAXIMUM RATINGS .....                   | 59 |
| TABLE 79. | RECOMMENDED OPERATING CONDITIONS.....            | 59 |
| TABLE 80. | STATIC CHARACTERISTICS .....                     | 59 |
| TABLE 81. | ANALOG PERFORMANCE CHARACTERISTICS .....         | 60 |
| TABLE 82. | I <sup>2</sup> C TIMING .....                    | 63 |
| TABLE 83. | TIMING OF I <sup>2</sup> S/PCM MASTER MODE.....  | 64 |
| TABLE 84. | I <sup>2</sup> S/PCM SLAVE MODE TIMING.....      | 65 |
| TABLE 85. | ORDERING INFORMATION.....                        | 70 |

---

## List of Figures

---

|            |   |    |
|------------|---|----|
| FIGURE 1.  | BLOCK DIAGRAM .....   | 4  |
| FIGURE 2.  | AUDIO MIXER PATH .....  | 5  |
| FIGURE 3.  | PIN ASSIGNMENTS .....   | 6  |
| FIGURE 4.  | PCM MONO DATA MODE A FORMAT (BCLK_POLARITY=0) .....                           | 12 |
| FIGURE 5.  | PCM MONO DATA MODE A FORMAT (BCLK_POLARITY=1) .....                           | 12 |
| FIGURE 6.  | PCM MONO DATA MODE B FORMAT (BCLK_POLARITY=0) .....                           | 13 |
| FIGURE 7.  | PCM STEREO DATA MODE A FORMAT (BCLK_POLARITY=0) .....                         | 13 |
| FIGURE 8.  | PCM STEREO DATA MODE B FORMAT (BCLK_POLARITY=0) .....                         | 13 |
| FIGURE 9.  | I <sup>2</sup> S DATA FORMAT (BCLK_POLARITY=0) .....                          | 14 |
| FIGURE 10. | LEFT-JUSTIFIED DATA FORMAT (BCLK_POLARITY=0) .....                            | 14 |
| FIGURE 11. | RIGHT-JUSTIFIED DATA FORMAT (BCLK_POLARITY=0) .....                           | 14 |
| FIGURE 12. | AUTO VOLUME CONTROL BLOCK DIAGRAM.....  | 20 |
| FIGURE 13. | DATA TRANSFER OVER I <sup>2</sup> C CONTROL INTERFACE .....                   | 22 |
| FIGURE 14. | GPIO IMPLEMENTATION .....   | 24 |
| FIGURE 15. | POWER CONTROL TO MIC INPUT .....  | 36 |
| FIGURE 16. | GPIO AND IRQ LOGIC .....  | 44 |
| FIGURE 17. | JACK-INSERT-DETECT PULL UP RESISTOR IMPLEMENTED VIA AN EXTERNAL CIRCUIT ..... | 46 |
| FIGURE 18. | I <sup>2</sup> C CONTROL INTERFACE.....                                       | 63 |
| FIGURE 19. | TIMING OF I <sup>2</sup> S/PCM MASTER MODE.....                               | 64 |
| FIGURE 20. | I <sup>2</sup> S/PCM SLAVE MODE TIMING .....                                  | 65 |

---



## 1. General Description

The ALC5624 is a highly-integrated I<sup>2</sup>S/PCM interface audio codec with multiple input/output ports and is designed for mobile computing and communications. It provides a stereo DAC for playback, and a stereo ADC for recording via the I<sup>2</sup>S/PCM interface.

Stereo audio functions are supported via the I<sup>2</sup>S/PCM configurable interface. To reduce component count, the device can connect directly to:

- MONO or stereo differential analog inputs
- Stereo headphone
- Single-ended or BTL MONO output
- MONO or Stereo Bridge-Tied Load (BTL) speaker

Multiple analog input and output pins are provided for seamless integration with analog connected wireless communication devices. Differential input/output connections efficiently reduce noise interference, providing better sound quality. Class-AB or Class-D amplifiers are easily swapped via simple register configuration, and the 1.7 Watt speaker removes the need for an additional amplifier, further cutting both cost and required board area. Additionally, a flexible hardware 5-band equalizer with configurable gain, bandwidth, and center frequency, and enriches the sound experience.

ALC5624 Digital power operates at supply voltages from 1.8V to 3.6V. Analog power operates from 2.3V to 3.6V, and Speaker power operates from 2.3V to 5V. To extend battery life, each section of the device can be powered down individually under software control. Leakage current in maximum power saving state is less than 10 $\mu$ A.

The ALC5624 is available in a 7x7mm ‘Green’ QFN package, making it ideal for use in handheld portable systems.

## 2. Features


- High Performance I<sup>2</sup>S Codec
  - ◆ 16-bit stereo DAC SNR 90dB, THD+N -85dB
  - ◆ 16-bit stereo ADC SNR 85dB, THD+N -80dB
- One analog stereo input (LINE-IN)
- One analog MONO single-ended or differential input (PHONE and PHONEN input)
- Stereo, single-ended MONO, or differential analog microphone inputs, with boost pre-amplifiers (+20/+30/+40dB)
- BTL (Bridge-Tied Load) Max. output with on-chip 1.7W speaker driver (SPKVDD=5V, 8Ω load, 10% THD+N)
- Stereo headphone output with on-chip 45mW headphone driver (HPVDD=3.3V, 16Ω load)
- 25mW SE or 75mW BTL MONO output support (AVDD=3.3V, 32Ω load)
- Microphone switch detection
- Power management and enhanced power saving
- Supports digital 5-band equalizer (EQ)
- Supports digital spatial sound and pseudo stereo effect
- Supports pop noise suppression
- Internal PLL can receive wide range of clock input (Digital IO power > 1.8V)
- Digital power supplies from 1.8V to 3.6V, speaker amplifier power supplies from 2.3V to 5V
- Analog power and headphone power supplies from 2.3V to 3.6V
- 7x7mm 48-pin QFN package

### **3. System Applications**

- Tablet PC system/Ultra-Mobile PC (UMPC)
- GPS/Personal Navigation Device (PND) or Multi-Media phone
- PDA Phone/Smartphone
- Personal Media Player (PMP)


## 4. Function Block Diagram

### 4.1. Function Block



**Figure 1. Block Diagram**

## 4.2. Audio Mixer Path



**Figure 2. Audio Mixer Path**

## 5. Pin Assignments




Figure 3. Pin Assignments

### 5.1. Package and Version Identification

‘Green’ package is indicated by a ‘G’ in the location marked ‘T’ in Figure 3.

## 6. Pin Descriptions

### 6.1. Digital I/O Pins

**Table 1. Digital I/O Pins**

| Name             | Type | Pin | Description   | Characteristic Definition   |
|------------------|------|-----|---|---|
| MCLK             | I    | 2   | Master Clock Input                                      | Schmitt trigger   |
| EXTCLK           | O    | 3   | External Reference Clock Output                         | Schmitt trigger   |
| SDAC             | I    | 5   | Stereo I <sup>2</sup> S/PCM DAC Data Input              | Schmitt trigger   |
| BCLK             | IO   | 6   | Stereo I <sup>2</sup> S/PCM Bit Clock                   | Master: $V_{OL}=0.1*DVDD$ , $V_{OH}=0.9*DVDD$<br>Slave: Schmitt trigger |
| SADC             | O    | 8   | Stereo I <sup>2</sup> S/PCM ADC Data Output             | $V_{OL}=0.1*DVDD$ , $V_{OH}=0.9*DVDD$                                   |
| SDALRCK          | IO   | 10  | Stereo I <sup>2</sup> S/PCM DAC Synchronous Signal      | Master: $V_{OL}=0.1*DVDD$ , $V_{OH}=0.9*DVDD$<br>Slave: Schmitt trigger |
| RESET#           | I    | 11  | H/W Reset Input (Low Active)                            | Schmitt trigger   |
| SADLRCK          | IO   | 12  | Stereo I <sup>2</sup> S/PCM ADC Synchronous Signal      | Master: $V_{OL}=0.1*DVDD$ , $V_{OH}=0.9*DVDD$<br>Slave: Schmitt trigger |
| SCL              | I    | 13  | I <sup>2</sup> C Clock                                  | Schmitt trigger   |
| SDA              | IO   | 14  | I <sup>2</sup> C Data                                   | Schmitt trigger   |
| NC               | -    | 15  | Not Connected   | Not Connected   |
| GPIO1            | IO   | 44  | General Purpose Input and Output 1                      | GPIO: Input / Output  |
| GPIO2/<br>IRQOUT | IO   | 45  | General Purpose Input and Output 2/<br>Interrupt Output | GPIO: Input/Output<br>IRQOUT: Output                                    |
| GPIO3            | IO   | 46  | General Purpose Input and Output 3                      | GPIO: Input/Output  |
| GPIO4            | IO   | 47  | General Purpose Input and Output 4                      | GPIO: Input/Output  |
| GPIO5            | IO   | 48  | General Purpose Input and Output 5                      | GPIO: Input/Output  |
|                  |      |     |   | Total: 16 Pins  |

### 6.2. Analog I/O Pins

**Table 2. Analog I/O Pins**

| Name      | Type | Pin | Description                   | Characteristic Definition |
|-----------|------|-----|-------------------------------|---------------------------|
| PHONEP    | I    | 19  | Phone Positive Input          | Analog Input (1 Vrms)     |
| PHONEN    | I    | 20  | Phone Negative Input          | Analog Input (1 Vrms)     |
| MIC1P     | I    | 21  | First Mic Positive Input      | Analog Input (1 Vrms)     |
| MIC1N     | I    | 22  | First Mic Negative Input      | Analog Input (1 Vrms)     |
| MIC2P     | I    | 29  | Second Mic Positive Input     | Analog Input (1 Vrms)     |
| MIC2N     | I    | 30  | Second Mic Negative Input     | Analog Input (1 Vrms)     |
| LINE_IN_L | I    | 23  | Line Input Left Channel       | Analog Input (1 Vrms)     |
| LINE_IN_R | I    | 24  | Line Input Right Channel      | Analog Input (1 Vrms)     |
| MONO_OUT  | O    | 31  | Positive MONO Output          | Analog Output (1 Vrms)    |
| MONO_OUTN | O    | 32  | Negative MONO Output          | Analog Output (1 Vrms)    |
| HP_OUT_L  | O    | 39  | Headphone Output Left Channel | Analog Output (1 Vrms)    |

| Name       | Type | Pin | Description                           | Characteristic Definition              |
|------------|------|-----|---------------------------------------|--|
| HP_OUT_R   | O    | 41  | Headphone Output Right Channel        | Analog Output (1Vrms)                  |
| SPK_OUT_L  | O    | 35  | Speaker Output Left Channel           | Analog Output (1.3Vrms, SPKVDD = 4.2V) |
| SPK_OUT_LN | O    | 33  | Negative Speaker Output Left Channel  | Analog Output (1.3Vrms, SPKVDD = 4.2V) |
| SPK_OUT_R  | O    | 36  | Speaker Output Right Channel          | Analog Output (1.3Vrms, SPKVDD = 4.2V) |
| SPK_OUT_RN | O    | 37  | Negative Speaker Output Right Channel | Analog Output (1.3Vrms, SPKVDD = 4.2V) |
|            |      |     |                                       | Total: 16 Pins                         |

### 6.3. Filter/Reference

**Table 3. Filter/Reference**

| Name     | Type | Pin | Description                | Characteristic Definition                    |
|----------|------|-----|----------------------------|--|
| MICBIAS2 | O    | 16  | MIC BIAS Voltage Output 2  | Programmable Analog DC Output with 3mA drive |
| MICBIAS  | O    | 28  | MIC BIAS Voltage Output    | Programmable Analog DC Output with 3mA drive |
| VREF     | O    | 27  | Internal Reference Voltage | 4.7 $\mu$ F capacitor to analog ground       |
|          |      |     |                            | Total: 3 Pins                                |

### 6.4. Power/Ground

**Table 4. Power/Ground**

| Name        | Type | Pin | Description                                    | Characteristic Definition                              |
|-------------|------|-----|--|--|
| DVDD1       | P    | 1   | Digital VDD                                    | 1.8V~3.6V (IO)   |
| DGND1       | P    | 4   | Digital GND                                    | -  |
| DGND2       | P    | 7   | Digital GND                                    | -  |
| DVDD2       | P    | 9   | Digital VDD                                    | 1.8V~3.6V (Core)                                       |
| AVDD2       | P    | 17  | Analog VDD                                     | 2.3V~3.6V  |
| AGND3       | P    | 18  | Analog GND                                     | -  |
| AVDD1       | P    | 25  | Analog VDD                                     | 2.3V~3.6V  |
| AGND1       | P    | 26  | Analog GND                                     | -  |
| SPKGND      | P    | 34  | Analog GND for Speaker Amps                    | -  |
| SPKVDD      | P    | 38  | Analog VDD for Speaker Amps                    | 3.0V~5V (for ohm loading)<br>2.3V~5V (for ohm loading) |
| HPGND       | P    | 40  | Analog GND for Headphone Amps                  | -  |
| AGND2       | P    | 42  | Analog GND                                     | -  |
| HPVDD       | P    | 43  | Analog VDD for Headphone Amps                  | 2.3V~3.6V  |
| Exposed_GND | P    | 49  | Thermal Pad<br>Must be Connected to System GND | -  |
|             |      |     |  | Total: 14 Pins   |

Note1:  $DVDD1 \geq DVDD2$ ,  $SPKVDD \geq AVDD1 = AVDD2$ ,  $HPVDD \geq AVDD1 = AVDD2 \geq DVDD2$ .

Note2: SPDVDD connect 10 $\mu$ F Capacitor to SPKGND is required.

Note3: The Thermal pad must be connected to system ground.



## 7. Functional Description

### 7.1. Power

The ALC5624 has many power blocks. SPKVDD operates between 2.3V and 5V. HPVDD, AVDD2, and AVDD1 operate between 2.3V and 3.6V. DVDD1 and DVDD2 operate between 1.8V and 3.6V. The power supply limit condition are  $DVDD1 \geq DVDD2$ ,  $SPKVDD \geq AVDD1 = AVDD2$ ,  $HPVDD \geq AVDD1 = AVDD2 \geq DVDD2$ .

**Table 5. Power Setting for Best Performance**

| Power Setting | DVDD1 | DVDD2 | HPVDD | AVDD2 | AVDD1 | SPKVDD |
|---------------|-------|-------|-------|-------|-------|--------|
|               | 3.3V  | 1.8V  | 3.3V  | 3.3V  | 3.3V  | 4.2V   |

### 7.2. Reset

There are 3 types of reset operation: Power-On Reset (POR), Cold, and Register reset.

**Table 6. Reset Operation**

| Reset Type     | Trigger Condition                                    | CODEC Response  |
|----------------|--|---|
| POR            | Monitor digital power supply voltage reach $V_{POR}$ | Reset all hardware logic and all registers to default values.   |
| Cold Reset     | Assert RESET# for a specified period                 | Reset all hardware logic and all registers to default values except some specify control registers and logic. |
| Register Reset | Write Reg-00h  | Reset all registers to default values except some specify control registers and logic.                        |

#### 7.2.1. Power-On Reset (POR)

When powered on, DVDD2 passes through the  $V_{POR}$  band of the ALC5624 ( $V_{POR\_ON} \sim V_{POR\_OFF}$ ). A Power-On Reset (POR) will generate an internal reset signal (POR reset 'LOW') to reset the whole chip.

**Table 7. Power-On Reset Voltage**

| Symbol         | Min | Typical | Max | Unit |
|----------------|-----|---------|-----|------|
| $V_{POR\_ON}$  | 1.0 | -       | 1.6 | V    |
| $V_{POR\_OFF}$ | -   | 1.3     | -   | V    |

Note:  $V_{POR\_OFF}$  must be below  $V_{POR\_ON}$ .

### 7.3. Clocking

The Stereo\_SYSCLK can be selected from MCLK or PLL. This means MCLK is always provided externally, and the driver should arrange the clock of each block and setup each divider.

EXTCLK can be output by setting Extclk\_out\_en =1 & pow\_extclk=1. The output frequency is determined by MCLK and the setting of Extclk\_out\_sel.

#### 7.3.1. Phase-Locked Loop

A Phase-Locked Loop (PLL) is used to provide a flexible input clock from 2.048MHz to 40MHz. The source of the PLL can be set to MCLK or BCLK by setting pll\_sour\_sel.

The driver can set up the PLL to output a frequency close to the SYSCLK.

The PLL transmit formula is:

$$F_{OUT} = (MCLK * (N+2)) / ((M+2) * (K+2)) \{ \text{Typical } K=2 \}$$

**Table 8. Clock Setting Table for 48K (Unit: MHz)**

| MCLK   | N  | M  | F <sub>VCO</sub> | K | F <sub>OUT</sub> |
|--------|----|----|------------------|---|------------------|
| 13     | 66 | 7  | 98.222           | 2 | 24.555           |
| 3.6864 | 78 | 1  | 98.304           | 2 | 24.576           |
| 2.048  | 94 | 0  | 98.304           | 2 | 24.576           |
| 4.096  | 70 | 1  | 98.304           | 2 | 24.576           |
| 12     | 80 | 8  | 98.4             | 2 | 24.6             |
| 15.36  | 81 | 11 | 98.068           | 2 | 24.517           |
| 16     | 78 | 11 | 98.462           | 2 | 24.615           |
| 19.2   | 80 | 14 | 98.4             | 2 | 24.6             |
| 19.68  | 78 | 14 | 98.4             | 2 | 24.6             |

**Table 9. Clock Setting Table for 44.1K (Unit: MHz)**

| MCLK   | N  | M  | F <sub>VCO</sub> | K | F <sub>OUT</sub> |
|--------|----|----|------------------|---|------------------|
| 13     | 68 | 8  | 91               | 2 | 22.75            |
| 3.6864 | 72 | 1  | 90.931           | 2 | 22.733           |
| 2.048  | 86 | 0  | 90.112           | 2 | 22.528           |
| 4.096  | 64 | 1  | 90.112           | 2 | 22.528           |
| 12     | 66 | 7  | 90.667           | 2 | 22.667           |
| 15.36  | 63 | 9  | 90.764           | 2 | 22.691           |
| 16     | 66 | 10 | 90.667           | 2 | 22.667           |
| 19.2   | 64 | 12 | 90.514           | 2 | 22.629           |
| 19.68  | 67 | 13 | 90.528           | 2 | 22.632           |

After a Cold Reset, PLL related Registers are reset to default values, however, they are not reset to default values after a soft-reset (write Reg00). Firmware should not power down the PLL when the PLL output is used as Stereo\_SYSCLK.

### 7.3.2. I<sup>2</sup>C and Stereo I<sup>2</sup>S

The ALC5624 supports I<sup>2</sup>C for the digital control interface, and I<sup>2</sup>S/PCM for the digital data interface. The I<sup>2</sup>S/PCM audio digital interface is used to input data to a stereo DAC or output data from a stereo ADC. The I<sup>2</sup>S/PCM Audio Digital Interface can be configured to Master mode or Slave mode. For the Stereo I<sup>2</sup>S Interface, the source clock is always input from MCLK.

#### Master Mode

In master mode BCLK/SDALRCK/SADLRCK are configured as output. When PLL is disabled and sel\_sysclk=0, MCLK is used as Stereo SYSCLK. When PLL is enabled, MCLK is suggested to provide 13MHz, and PLL should be configured to support 44.1K and 48K base sampling rates. The driver should set each divider (Reg60 & Reg62) to arrange the clock distribution. Refer to section 12 Appendix A: Stereo I<sup>2</sup>S Clock Table, page 69 for details.

*Note: The ALC5624 supports different sample rates between SDALRCK and SADLRCK in Master mode.*

#### Slave Mode

In slave mode BCLK/SDALRCK are configured as input. MCLK should provide the BCLK synchronized clock externally. Stereo\_SYSCLK and the driver should set each divider to arrange the clock distribution. Refer to section 12 Appendix A: Stereo I<sup>2</sup>S Clock Table, page 69, for details.

*Note: In Slave mode, the ALC5624 does NOT support different sample rates between SDALRCK and SADLRCK. Only SDALRCK is used in slave mode.*

## 7.4. Digital Data Interface

### 7.4.1. Stereo I<sup>2</sup>S/PCM Interface

The stereo I<sup>2</sup>S/PCM interface can be configured as Master mode or Slave mode. Four audio data formats are supported:

- PCM mode
- Left justified mode
- Right justified mode
- I<sup>2</sup>S mode




Figure 4. PCM MONO Data Mode A Format (bclk\_polarity=0)







Figure 5. PCM MONO Data Mode A Format (bclk\_polarity=1)




**Figure 6. PCM MONO Data Mode B Format (bclk\_polarity=0)**




**Figure 7. PCM Stereo Data Mode A Format (bclk\_polarity=0)**




**Figure 8. PCM Stereo Data Mode B Format (bclk\_polarity=0)**



**Figure 9. I<sup>2</sup>S Data Format (bclk\_polarity=0)**



**Figure 10. Left-Justified Data Format (bclk\_polarity=0)**



**Figure 11. Right-Justified Data Format (bclk\_polarity=0)**

## **7.5. Audio Data Path**

### **7.5.1. Stereo ADC**

The stereo ADC is used for recording stereo sound. The sample rate of the stereo ADC is independent of the stereo DAC sample rate. In order to save power, the left and right ADC can be powered down separately by setting Reg3C [6], [7].

The volume control of the stereo ADC is set via Reg12[11:7][4:0].

### **7.5.2. Stereo DAC**

The stereo DAC can be configured to different sample rate by setting the stereo I<sup>2</sup>S clock divider (Reg60).

Reg0C[12:8][4:0] can be used to control the volume of DAC output.

## **7.6. Mixers**

The ALC5624 supports four mixers for all audio function requirements:

- Headphone mixer for 2 channels
- MONO mixer
- Speaker mixer
- ADC record mixer

### **7.6.1. Headphone Mixer**

The headphone mixer is used to drive stereo output, including HP\_OUT\_L/R, SPK\_OUT\_L/R (SPK\_OUT\_LN/RN) and MONO\_OUT (MONO\_OUTN). The output of the headphone mixer can be input to the ADC record mixer.

The following signals can be mixed into the headphone mixer:

- LINE-IN\_L/R (Controlled by Reg0A)
- PHONEP/N (Controlled by Reg08)
- MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
- Stereo DAC output (Controlled by Reg0C)
- ADC record mixer output (Controlled by Reg12 & Reg14).

*Note: The headphone mixer can be powered down by setting Reg3C[5][4].*

### 7.6.2. MONO Mixer

The MONO mixer is used to drive MONO\_OUT (MONO\_OUTN) and SPK\_OUT\_L/R (SPK\_OUT\_LN/RN). The output of the MONO mixer can be input to the ADC record mixer. The output of the MONO mixer is two channels with the same signal.

The following signals can be mixed into the MONO mixer:

- LINE-IN\_L/R (Controlled by Reg0A)
- MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
- Stereo DAC output (Controlled by Reg0C)
- ADC record mixer output (Controlled by Reg12 & Reg14).

*Note: The MONO mixer can be powered down by setting Reg3C[2].*

### 7.6.3. Speaker Mixer

The speaker mixer is the same as the MONO mixer and is used to drive MONO\_OUT (MONO\_OUTN) and SPK\_OUT\_L/R (SPK\_OUT\_LN/RN). The output of the speaker mixer can be input to the ADC record mixer. The output of the speaker mixer is two channels with the same signal.

The following signals can be mixed into the speaker mixer:

- LINE-IN\_L/R (Controlled by Reg0A)
- PHONEP/N (Controlled by Reg08)
- MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
- Stereo DAC output (Controlled by Reg0C)

*Note: The speaker mixer can be powered down by setting Reg3C[3].*

### 7.6.4. ADC Record Mixer

The ADC record mixer is used to mix analog signals as input to the Stereo ADC for recording. Output of the ADC record mixer can be input to the headphone mixer, MONO mixer, and speaker mixer.

The following signals can be mixed into the ADC record mixer:

- LINE-IN\_L/R (Controlled by Reg0A)
- PHONEP/N (Controlled by Reg08)
- MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
- Headphone mixer output
- MONO mixer output
- Speaker mixer output

*Note: The ADC record mixer can be powered down by setting Reg3C[1][0].*



## **7.7. Analog Audio Input Path**

The ALC5624 supports four Analog Audio Input paths:

- Line\_IN\_L/R
- PHONEP/N
- MIC1
- MIC2

### **7.7.1. Line Input**

Line\_In\_L and Line\_In\_R provide 2-channel stereo single-ended input that can be mixed into the MONO mixer, Headphone mixer, Speaker mixer, or the ADC record mixer.

The Line\_In\_L/R volume and mute are controlled by Reg0A. Reg3E[7:6] can be used to power down the Line\_In volume control.

### **7.7.2. Phone Input**

PHONEP/N provides one-channel MONO differential or single-ended input configured by Reg08[13] that can be mixed into the ADC record mixer, or any analog output mixer except for the MONO mixer. PHONEP is main input when differential mode is disabled.

The PHONEP/N volume and mute are controlled by Reg08.

Reg3E[5:4] can be used to power down PHONEP/N volume control and mixer.

### **7.7.3. Microphone Input**

MIC1P/N and MIC2P/N provide two-channel stereo differential or single-ended input via Reg10[12], [4], that can be mixed into the ADC record mixer, or any analog output mixer. MIC1P and MIC2P are main inputs when differential mode is disabled.

The ALC5624 Microphone input boost provides 20/30/40dB boost, set by Reg22[11:10] (for MIC1), and by Reg22[9:8] (for MIC2). The MIC1/2 volume and mute are controlled by Reg0E.

For detailed power management of MIC1/2, Reg3E[3][2] can be used to power down the MIC1/2 volume control. Reg3E[1][0] can be used to power down MIC1/2 boost.

## **7.8. Analog Audio Output Data Path**

The ALC5624 supports three Analog Audio output paths:

- SPK\_OUT\_L/R
- HP\_OUT\_L/R
- MONO\_OUT

### **7.8.1. Speaker Output**

SPK\_OUT\_L/R provides two-channel differential output.

The SPK\_OUT\_L source is set in Reg1C[15:14]. Sources are shown below:

- Vmid
- Headphone left mixer
- Speaker mixer
- MONO mixer

The SPK\_OUT\_R source is set in Reg1C[12:11]. Sources are shown below:

- Vmid
- Headphone right mixer
- Speaker mixer
- MONO mixer

The ALC5624 speaker supports Class-AB and Class-D type amplifiers (set in Reg1C[13]:spk\_out\_sel). As the voltage of SPKVDD is usually higher than AVDD, the driver should set the Class-AB Vmid ratio in Reg40[5:3], and the Class-D Vmid ratio in Reg40[7:6] in order to extend the output level.

In Class-AB mode, for L+R MONO speaker solutions, SPK\_OUT\_R can select a different signal source (SPKR Volume output or SPKL Volume output by Reg1C[14]) but SPK\_OUT\_RN only outputs SPKR Volume Negative Output.

The SPK\_OUT\_L/R volume and mute are controlled by Reg02. Reg3E[13:12] and Reg3E[9:8] can be used to power down SPK output. Reg3C[14]: pow\_clsab is used to power down Class-AB output.

SPK\_OUT\_L/R supports the zero-cross detect function (enabled at Reg02[6][14]: sp\_l\_dezero/sp\_r\_dezero).

## 7.8.2. Headphone Output

HP\_OUT\_L/R provides two-channel single-ended output. The HP\_OUT\_L/R source is set in Reg1C[9][8]. Sources are shown below:

- Vmid
- Headphone mixer

The HP\_OUT\_L/R volume and mute are controlled by Reg04.

Reg3E[11]: pow\_hp\_l\_vol and Reg3E[10]: pow\_hp\_r\_vol can be used to power down the volume of HP output.

HP\_OUT supports the zero-cross detect function (enabled at Reg04[14][6]:hp\_l\_dezero/ hp\_r\_dezero).

## 7.8.3. MONO Output

MONO\_OUT provide one-channel differential or single-ended output configured by Reg08[15]. The MONO\_OUT source is set in Reg1C[7:6]. Sources are shown below:

- Vmid
- Headphone mixer (L+R)
- Speaker mixer
- MONO mixer

The MONO\_OUT volume and mute are controlled by Reg08.

Reg3E[14]: pow\_MONO\_out\_vol can be used to power down the volume of MONO\_OUT.

MONO\_OUT supports the zero-cross detect function (enabled at Reg08[6]:MONO\_dezero).

## 7.9. AVC Control


The Automatic Volume Control (AVC) function dynamically adjusts the input signal quantized by the ADC to an expected sound level by setting THmax and THmin.

When the average level of input signal is higher than THmax, the AVC will decrease the selected analog gain to attenuate the quantized Pulse Code Modulation (PCM) signal to a lower amplitude than THmax.

When the average level of input signal is lower than THmin, the AVC will increase the selected analog gain to amplify the input signal. The quantized Pulse Code Modulation (PCM) signal is then set higher than THmin. The quantized PCM has an average level between THmin and THmax.

The AVC reference source channel and target channel can be individually set by Index20[0] and Reg5E[13:12].

The AVC architecture is shown in Figure 12 below:



**Figure 12. Auto Volume Control Block Diagram**

## ***7.10. Hardware Sound Effects***

The Sound Effect block is composed of Pseudo Stereo, Spatial 3D, and Equalizer blocks. The Pseudo Stereo block is used to convert a MONO source into virtualized stereo output. The Spatial 3D block is a surround sound generator with adjustable amplitude (Gain) and surround depth (Ratio). The Equalizer block can be used to compensate for speaker response, or to make environment sound effects, e.g., ‘Pub’, ‘Live’, ‘Rock’,... etc..

### **7.10.1. Equalizer Block**

The Equalizer block cascades 5 bands of equalizer to compensate for speaker response and to emulate environment sound. One high-pass filter cascaded in the front end is used to drop low frequency tone, which has a larger amplitude and may damage a mini speaker.

The high-pass filter can also be used to adjust Treble strength with gain control. A low-pass filter with gain control can adjust the Bass strength. Three bands of bi-quad bandpass filters are used to emulate environment sounds.

To avoid PCM sample saturation, the digital volume control has up to 18dB of attenuation before the equalizer. A 0~+18dB digital gain after the equalizer is used to correct PCM output to a suitable level.

### **7.10.2. Pseudo Stereo and Spatial 3D Sound**

There are two spatial effects in post-processing; the Pseudo-Stereo Effect + Spatial Effect, and the Stereo Expansion Effect. The Pseudo-Stereo Effect + Spatial Effect converts a MONO signal to a stereo signal by changing the phase and amplitude of the original signal followed by enhancing the spatial effect. The Stereo Expansion Effect enhances the spatial effect when the input signal is Stereo.

## 7.11. I<sup>2</sup>C Control Interface

I<sup>2</sup>C is a 2-wire half-duplex serial communication interface, supporting only slave mode. The host must support MCLK during register access.

### 7.11.1. Addressing Setting

Table 10. Addressing Setting

| (MSB) | BIT |   |   |   |   |   | (LSB) |
|-------|-----|---|---|---|---|---|-------|
| 0     | 0   | 1 | 1 | 0 | 0 | 0 | R/W   |

### 7.11.2. Complete Data Transfer

#### Data Transfer over I<sup>2</sup>C Control Interface






Figure 13. Data Transfer Over I<sup>2</sup>C Control Interface

**Write WORD Protocol**
**Table 11. Write WORD Protocol**

**Read WORD Protocol**
**Table 12. Read WORD Protocol**


S: Start Condition

A: 0 for ACK, 1 for NACK

Slave Address: 7-bit Device Address

Data Byte: 16-bit Mixer data

Wr: 0 for Write Command

: Master-to-Slave

Rd: 1 for Read Command

: Slave-to-Master

Command Code: 8-bit Register Address

## 7.12. Odd-Addressed Register Access

The ALC5624 will return '0000h' when odd-addressed and unimplemented registers are read.

## 7.13. Power Management

The ALC5624 supports a grouped power down control register (Reg26). More detailed Power Management control is supported in Reg 3A, 3C, and 3E. Each particular block will only be active when both Reg26 and Reg3A/3C/3E are set to 'Enable'.

## 7.14. GPIO and Interrupt


The ALC5624 supports up to five GPIOs. Each GPIO can be configured as Input/Output by Reg4C. When GPIOs are configured as Input, the status will be indicated in Reg54. When GPIOs are configured as Output, Reg5C is used to drive GPIOs to High (1b) or Low (0b). The status can be read in Reg54.

Interrupt request (IRQ) can be configured as:

- Sticky by setting Reg50
- Changed polarity by setting Reg4E
- Wake-up by setting Reg52

The driver can write each bit of Reg54=1 to clear each IRQ status flag.

GPIO pin2 can be configured and pin-shared with IRQ\_Output by setting Reg56.



**Figure 14. GPIO Implementation**

There are some internal events (over-temperature, MICBIAS short detect) where GPIOs can be an interrupt source. GPIO Internal event application is located in Reg4C, Reg4E, Reg50, Reg52, and Reg54.



## 8. Mixer Registers List

Accessing odd numbered registers, or reading unimplemented registers, will return a 0.

### 8.1. Reg-00h: Reset

Default: 59B4h

**Table 13. Reg-00h: Reset**

| Name           | Bits  | Read/Write | Reset State | Description                               |
|----------------|-------|------------|-------------|---|
| Reserved       | 15    | R          | 0'h         | Reserved. Read as 0                       |
| REG-00_b14_b10 | 14:10 | R          | 16'h        | SE[4:0]=10110b                            |
| REG-00_b9      | 9     | R          | 0'h         | No Support for 20-Bit ADC                 |
| REG-00_b8      | 8     | R          | 1'h         | Supports 16-Bit ADC                       |
| REG-00_b7      | 7     | R          | 1'h         | Supports 16-Bit DAC                       |
| REG-00_b6      | 6     | R          | 0'h         | No Support for 18-Bit DAC                 |
| REG-00_b5      | 5     | R          | 1'h         | Support for Loudness                      |
| REG-00_b4      | 4     | R          | 1'h         | Headphone Output Support                  |
| Reserved       | 3     | R          | 0'h         | Reserved                                  |
| REG-00_b2      | 2     | R          | 1'h         | Supports EQ Control                       |
| Reserved       | 1     | R          | 0'h         | Reserved. Read as 0                       |
| REG-00_b0      | 0     | R          | 0'h         | Dedicated MIC PCM Input is Not Supported. |

*Note: Writes to this register will reset all registers to their default values except PLL related Register. The written data will be ignored.*

### 8.2. Reg-02h: Speaker Output Volume

Default: 8080h

**Table 14. Reg-02h: Speaker Output Volume**

| Name        | Bits | Read/Write | Reset State | Description   |
|-------------|------|------------|-------------|---|
| sp_l_mute   | 15   | RW         | 1'h         | Mute Left Control<br>0: On                      1: Mute Left Channel (-∞dB)   |
| sp_l_dezero | 14   | RW         | 0'h         | Left Zero-Cross Detector Control<br>0: Disable              1: Enable         |
| Reserved    | 13   | R          | 0'h         | Reserved. Read as 0   |
| sp_l_vol    | 12:8 | RW         | 0'h         | Speaker Output Left Volume (SPKL[4:0]) in 1.5dB Steps                         |
| sp_r_mute   | 7    | RW         | 1'h         | Mute Right Control<br>0: On                      1: Mute Right Channel (-∞dB) |
| sp_r_dezero | 6    | RW         | 0'h         | Right Zero-Cross Detector Control<br>0: Disable              1: Enable        |
| Reserved    | 5    | R          | 0'h         | Reserved. Read as 0   |
| sp_r_vol    | 4:0  | RW         | 0'h         | Speaker Output Right Volume (SPKR[4:0]) in 1.5dB Steps                        |

*Note: For SPKR/SPKL, 00h: 0dB attenuation                      1Fh: 46.5dB attenuation*

### 8.3. Reg-04h: Headphone Output Volume

Default: 8080h

**Table 15. Reg-04h: Headphone Output Volume**

| Name        | Bits | Read/Write | Reset State | Description  |
|-------------|------|------------|-------------|--|
| hp_l_mute   | 15   | RW         | 1'h         | Mute Left Control<br>0: On<br>1: Mute Left Channel (-∞dB)    |
| hp_l_dezero | 14   | RW         | 0'h         | Left Zero-Cross Detector Control<br>0: Disable<br>1: Enable  |
| Reserved    | 13   | R          | 0'h         | Reserved. Read as 0  |
| hp_l_vol    | 12:8 | RW         | 0'h         | Headphone Output Left Volume (HPL[4:0]) in 1.5dB Steps       |
| hp_r_mute   | 7    | RW         | 1'h         | Mute Right Control<br>0: On<br>1: Mute Right Channel (-∞dB)  |
| hp_r_dezero | 6    | RW         | 0'h         | Right Zero-Cross Detector Control<br>0: Disable<br>1: Enable |
| Reserved    | 5    | R          | 0'h         | Reserved. Read as 0  |
| hp_r_vol    | 4:0  | RW         | 0'h         | Headphone Output Right Volume (HPR[4:0]) in 1.5dB Steps      |

Note: For HPR/HPL, 00h: 0dB attenuation

1Fh: 46.5dB attenuation

### 8.4. Reg-08h: Phone Input/MONO Output Volume

Default: C880h

**Table 16. Reg-08h: Phone Input / MONO Output Volume**

| Name            | Bits | Read/Write | Reset State | Description  |
|-----------------|------|------------|-------------|--|
| phone2hp_mute   | 15   | RW         | 1'h         | Mute Phone Input to Headphone Mixer Control<br>0: On<br>1: Mute (-∞dB) |
| phone2spk_mute  | 14   | RW         | 1'h         | Mute Phone Input to Speaker Mixer Control<br>0: On<br>1: Mute (-∞dB)   |
| phone_diff_ctrl | 13   | RW         | 0'h         | Phone Differential Input Control<br>0: Disable<br>1: Enable            |
| phone_vol       | 12:8 | RW         | 8'h         | Phone Input Volume (PV[4:0]) in 1.5dB Steps (Not to ADC)               |
| MONO_mute       | 7    | RW         | 1'h         | Mute MONO Output Control<br>0: On<br>1: Mute (-∞dB)                    |
| MONO_dezero     | 6    | RW         | 0'h         | Zero-Cross Detector Control<br>0: Disable<br>1: Enable                 |
| MONO_diff_ctrl  | 5    | RW         | 0'h         | MONO Output Differential Control<br>0: Disable (SE)<br>1: Enable (BTL) |
| MONO_vol        | 4:0  | RW         | 0'h         | MONO Output Master Volume (MOV[4:0]) in 1.5dB Steps                    |

Note: For MOV, 00h: 0dB attenuation

For PV, 00h: +12dB gain

1Fh: 46.5dB attenuation

08h: 0dB attenuation

1Fh: 34.5dB attenuation

## 8.5. Reg-0Ah: LINE\_IN Volume

Default: E808h

**Table 17. Reg-0Ah: LINE\_IN Volume**

| Name         | Bits | Read/Write | Reset State | Description  |
|--------------|------|------------|-------------|--|
| li2hp_mute   | 15   | RW         | 1'h         | Mute Volume Output to Headphone Mixer Control<br>0: On 1: Mute |
| li2spk_mute  | 14   | RW         | 1'h         | Mute Volume Output to Speaker Mixer Control<br>0: On 1: Mute   |
| li2MONO_mute | 13   | RW         | 1'h         | Mute Volume Output to MONO Mixer Control<br>0: On 1: Mute      |
| li_l_vol     | 12:8 | RW         | 08'h        | LINE_IN Left Volume (NLV[4:0]) in 1.5dB Steps                  |
| Reserved     | 7:5  | R          | 0'h         | Reserved   |
| li_r_vol     | 4:0  | RW         | 8'h         | LINE_IN Right Volume (NRV[4:0]) in 1.5dB Steps                 |

Note: For NRV/NLV, 00h: +12dB gain 08h: 0dB attenuation 1Fh: 34.5dB attenuation

## 8.6. Reg-0Ch: STEREO DAC Volume

Default: E808h

**Table 18. Reg-0Ch: STEREO DAC Volume**

| Name          | Bits | Read/Write | Reset State | Description   |
|---------------|------|------------|-------------|---|
| dac2hp_mute   | 15   | RW         | 1'h         | Mute Volume Output to Headphone Mixer Control<br>0: On 1: Mute (-∞dB) |
| dac2spk_mute  | 14   | RW         | 1'h         | Mute Volume Output to Speaker Mixer Control<br>0: On 1: Mute (-∞dB)   |
| dac2MONO_mute | 13   | RW         | 1'h         | Mute Volume Output to MONO Mixer Control<br>0: On 1: Mute (-∞dB)      |
| dac_l_vol     | 12:8 | RW         | 08'h        | PCM Left DAC Volume (PLV[4:0]) in 1.5dB Steps                         |
| Reserved      | 7:5  | R          | 0'h         | Reserved  |
| dac_r_vol     | 4:0  | RW         | 8'h         | PCM Right DAC Volume (PRV[4:0]) in 1.5dB Steps                        |

Note: For PRV/PLV, 00h: +12dB gain 08h: 0dB attenuation 1Fh: 34.5dB attenuation

## 8.7. Reg-0Eh: MIC Volume

Default: 0808h

**Table 19. Reg-0Eh: MIC Volume**

| Name     | Bits  | Read/Write | Reset State | Description                           |
|----------|-------|------------|-------------|---------------------------------------|
| Reserved | 15:13 | R          | 0'h         | Reserved                              |
| mic1_vol | 12:8  | RW         | 08'h        | MIC1 Volume (M1V[4:0]) in 1.5dB Steps |
| Reserved | 7:5   | R          | 0'h         | Reserved                              |
| mic2_vol | 4:0   | RW         | 8'h         | MIC2 Volume (M2V[4:0]) in 1.5dB Steps |

Note: For M2V/M1V, 00h: +12dB gain 08h: 0dB attenuation 1Fh: 34.5dB attenuation

## 8.8. Reg-10h: MIC Routing Control

Default: E0E0h

**Table 20. Reg-10h: MIC Routing Control**

| Name           | Bits | Read/Write | Reset State | Description  |
|----------------|------|------------|-------------|--|
| mic12hp_mute   | 15   | RW         | 1'h         | Mute MIC1 Volume Output to Headphone Mixer<br>0: On                      1: Mute |
| mic12spk_mute  | 14   | RW         | 1'h         | Mute MIC1 Volume Output to Speaker Mixer<br>0: On                      1: Mute   |
| mic12MONO_mute | 13   | RW         | 1'h         | Mute MIC1 Volume Output to MONO Mixer<br>0: On                      1: Mute      |
| mic1_diff_ctrl | 12   | RW         | 0'h         | MIC1 Differential Input Control<br>0: Disable              1: Enable             |
| Reserved       | 11:8 | R          | 0'h         | Reserved   |
| mic22hp_mute   | 7    | RW         | 1'h         | Mute MIC2 Volume Output to Headphone Mixer<br>0: On                      1: Mute |
| mic22spk_mute  | 6    | RW         | 1'h         | Mute MIC2 Volume Output to Speaker Mixer<br>0: On                      1: Mute   |
| mic22MONO_mute | 5    | RW         | 1'h         | Mute MIC2 Volume Output to MONO Mixer<br>0: On                      1: Mute      |
| mic2_diff_ctrl | 4    | RW         | 0'h         | MIC2 Differential Input Control<br>0: Disable              1: Enable             |
| Reserved       | 3:0  | R          | 0'h         | Reserved   |

## 8.9. Reg-12h: ADC Record Gain

Default: F58Bh

**Table 21. Reg-12h: ADC Record Gain**

| Name            | Bits | Read/Write | Reset State | Description  |
|-----------------|------|------------|-------------|--|
| adc2hp_l_mute   | 15   | RW         | 1'h         | Mute Left Gain Output to Headphone Mixer Control<br>0: On                      1: Mute (-∞dB)                            |
| adc2hp_r_mute   | 14   | RW         | 1'h         | Mute Right Gain Output to Headphone Mixer Control<br>0: On                      1: Mute (-∞dB)                           |
| adc2MONO_l_mute | 13   | RW         | 1'h         | Mute Left Gain Output to MONO Mixer Control<br>0: On                      1: Mute (-∞dB)                                 |
| adc2MONO_r_mute | 12   | RW         | 1'h         | Mute Right Gain Output to MONO Mixer Control<br>0: On                      1: Mute (-∞dB)                                |
| adc_l_vol       | 11:7 | RW         | 0B'h        | ADC Record Gain Left Channel (LRG[4:0]) in 1.5dB Steps<br>00h: -16.5dB attenuation      0Bh: 0dB gain<br>1Fh: 30dB gain  |
| adc_l_dezero    | 6    | RW         | 0'h         | ADC_L Zero-Cross Detector Control<br>0: Disable                      1: Enable   |
| adc_r_dezero    | 5    | RW         | 0'h         | ADC_R Zero-Cross Detector Control<br>0: Disable                      1: Enable   |
| adc_r_vol       | 4:0  | RW         | 0B'h        | ADC Record Gain Right Channel (RRG[4:0]) in 1.5dB Steps<br>00h: -16.5dB attenuation      0Bh: 0dB gain<br>1Fh: 30dB gain |

## 8.10. Reg-14h: ADC Record Mixer Control

Default: 7F7Fh

**Table 22. Reg-14h: ADC Record Mixer Control**

| Name         | Bits | Read/Write | Reset State | Description   |
|--------------|------|------------|-------------|---|
| Reserved     | 15   | R          | 0'h         | Reserved  |
| adrec_l_mute | 14:8 | RW         | 7F'h        | Left Mixer Mute Control<br>0: On<br>1: Mute (-∞dB)<br>Bit 14: MIC1<br>Bit 13: MIC2<br>Bit 12: LINE_IN_L<br>Bit 11: PHONE<br>Bit 10: Headphone Mixer Left Channel<br>Bit 9: Speaker Mixer<br>Bit 8: MONO Mixer |
| Reserved     | 7    | R          | 0'h         | Reserved  |
| adrec_r_mute | 6:0  | RW         | 7F'h        | Right Mixer Mute Control<br>0: On<br>1: Mute (-∞dB)<br>Bit 6: MIC1<br>Bit 5: MIC2<br>Bit 4: LINE_IN_R<br>Bit 3: PHONE<br>Bit 2: Headphone Mixer Right Channel<br>Bit 1: Speaker Mixer<br>Bit 0: MONO Mixer    |

## 8.11. Reg-1Ch: Output Mixer Control

Default: 0000h

**Table 23. Reg-1Ch: Output Mixer Control**

| Name             | Bits  | Read/Write | Reset State | Description  |
|------------------|-------|------------|-------------|--|
| spk_l_vol_in_sel | 15:14 | RW         | 0'h         | SPKL Volume Input Select<br>00: VMID (No input)      01: HP Left Mixer<br>10: Speaker Mixer        11: MONO  |
| spk_l_out_sel    | 13    | RW         | 0'h         | SPKL and SPKR Output Select<br>0: Class-AB                1: Class-D   |
| spk_r_vol_in_sel | 12:11 | RW         | 0'h         | SPKR Volume Input Select<br>00: VMID (No input)      01: HP Right Mixer<br>10: Speaker Mixer        11: MONO |
| Reserved         | 10    | R          | 0'h         | Reserved   |

| Name                | Bits | Read/Write | Reset State | Description   |
|---------------------|------|------------|-------------|---|
| hp_l_in_sel         | 9    | RW         | 0'h         | HPL Volume Input Select<br>0: VMID (No input)      1: HP Left Mixer   |
| hp_r_in_sel         | 8    | RW         | 0'h         | HPR Volume Input Select<br>0: VMID (No input)      1: HP Right Mixer  |
| MONO_in_sel         | 7:6  | RW         | 0'h         | MONO Volume Input Select<br>00: VMID (No input)    01: HP Left + Right Mixer<br>10: Speaker Mixer      11: MONO Mixer   |
| Reserved            | 5    | R          | 0'h         | Reserved  |
| clab_amp_source_sel | 4    | RW         | 0'h         | In Class-AB Mode<br>SPK_OUT_R Output Amplifier Source Select<br>0: SPKR Volume Output<br>1: SPKL Volume Output<br><i>Note: SPK_OUT_RN: SPKR Volume Negative Output.</i> |
| Reserved            | 3:0  | R          | 0'h         | Reserved  |

## 8.12. Reg-22h: Microphone Control

Default: 0000h

**Table 24. Reg-22h: Microphone Control**

| Name                   | Bits  | Read/Write | Reset State | Description  |
|------------------------|-------|------------|-------------|--|
| Reserved               | 15:12 | R          | 0'h         | Reserved   |
| mic1_boost_ctrl        | 11:10 | RW         | 0'h         | MIC1 Boost Control<br>00: Bypass              01: +20dB<br>10: +30dB              11: +40dB    |
| mic2_boost_ctrl        | 9:8   | RW         | 0'h         | MIC2 Boost Control<br>00: Bypass              01: +20dB<br>10: +30dB              11: +40dB    |
| Reserved               | 7:6   | R          | 0'h         | Reserved. Read as 0  |
| mic1_bias_voltage_ctrl | 5     | RW         | 0'h         | MICBIAS1 Output Voltage Control<br>0: 0.9*AVDD            1: 0.75*AVDD                         |
| mic2_bias_voltage_ctrl | 4     | RW         | 0'h         | MICBIAS2 Output Voltage Control<br>0: 0.9*AVDD            1: 0.75*AVDD                         |
| Reserved               | 2:3   | R          | 0'h         | Reserved. Read as 0  |
| mic_bias_threshold     | 1:0   | RW         | 0'h         | MICBIAS1/2 Short Current Detector Threshold<br>00: 600μA              01: 1200μA<br>1x: 1800μA |

### 8.13. Reg-26h: Power Down Control/Status

Default: EF00h

**Table 25. Reg-26h: Power Down Control/Status**

| Name                | Bits | Read/Write | Reset State | Description   |
|---------------------|------|------------|-------------|---|
| ac_pr7              | 15   | RW         | 1'h         | PR7<br>0: Normal<br>1: Power down Speaker Amplifier                           |
| ac_pr6              | 14   | RW         | 1'h         | PR6<br>0: Normal<br>1: Power down Headphone Out and MONO Out                  |
| ac_pr5              | 13   | RW         | 1'h         | PR5<br>0: Normal<br>1: Disable internal clock                                 |
| Reserved            | 12   | RW         | 0'h         | Reserved  |
| ac_pr3              | 11   | RW         | 1'h         | PR3<br>0: Normal<br>1: Power down Mixer (Vref/Vrefout off)                    |
| ac_pr2              | 10   | RW         | 1'h         | PR2<br>0: Normal<br>1: Power down Mixer (Vref/Vrefout are still on)           |
| ac_pr1              | 9    | RW         | 1'h         | PR1<br>0: Normal<br>1: Power down STEREO DAC                                  |
| ac_pr0              | 8    | RW         | 1'h         | PR0<br>0: Normal<br>1: Power down STEREO ADC, and input MUX                   |
| Reserved            | 7:4  | R          | 0'h         | Reserved. Read as 0   |
| vref_status         | 3    | R          | 0'h         | Vref Status<br>1: Vref is up to normal level<br>0: Not yet up to normal level |
| analog_mixer_status | 2    | R          | 0'h         | Analog Mixer Status<br>1: Ready                      0: Not yet ready         |
| dac_status          | 1    | R          | 0'h         | DAC Status<br>1: Ready                      0: Not yet ready                  |
| adc_status          | 0    | R          | 0'h         | ADC Status<br>1: Ready                      0: Not yet ready                  |

**Table 26. Truth Table for Power Down Mode (PD=Power Down)**

|       | ADC | DAC | Mixer | Vref | Int CLK | HP-OUT | MONO-OUT | SPK-OUT |
|-------|-----|-----|-------|------|---------|--------|----------|---------|
| PR0=1 | PD  | -   | -     | -    | -       | -      | -        | -       |
| PR1=1 | -   | PD  | -     | -    | -       | -      | -        | -       |
| PR2=1 | -   | -   | PD    | -    | -       | PD     | -        | -       |
| PR3=1 | PD  | PD  | PD    | PD   | -       | PD     | -        | -       |
| PR5=1 | PD  | PD  | -     | -    | PD      | -      | -        | -       |
| PR6=1 | -   | -   | -     | -    | -       | PD     | PD       | -       |
| PR7=1 | -   | -   | -     | -    | -       | -      | -        | PD      |

## 8.14. Reg-34h: Main Serial Data Port Control (Stereo I<sup>2</sup>S)

Default: 0000h

**Table 27. Reg-34h: Main Serial Data Port Control (Stereo I<sup>2</sup>S)**

| Name                          | Bits | Read/Write | Reset State | Description   |
|-------------------------------|------|------------|-------------|---|
| stereo_i2s_mode_sel           | 15   | RW         | 0'h         | Main Serial Data Port Mode Selection<br>0: Master<br>1: Slave   |
| stereo_i2s_sadlrck_ctrl_en    | 14   | RW         | 0'h         | SADLRCK Control: Set to '1' when ADC and DAC are different sampling rate<br>0: Disable, ADC and DAC use the same Fs<br>1: Enable<br><i>Note: Frame clock have to input from SDALRCK when this bit set to '0'.</i> |
| Reserved                      | 13   | R          | 0'h         | Reserved  |
| stereo_i2s_bclk_polarity_ctrl | 12   | RW         | 0'h         | Stereo I <sup>2</sup> S BCLK Polarity Control<br>0: Normal<br>1: Invert   |
| i2s_da_sigma_delta_clock_sel  | 11   | RW         | 0'h         | I <sup>2</sup> S_DA Sigma Delta Clock Source Select<br>0b: From DA Filter<br>1b: From DA Sigma Delta Clock Divider  |
| i2s_da_sigma_delta_clock_div  | 10:8 | RW         | 0'h         | I <sup>2</sup> S DA Sigma Delta Clock Divider<br>000b: ÷ 2                      001b: ÷ 4<br>010b: ÷ 8                      011b: ÷ 16<br>100b: ÷ 32                      101b: ÷ 64<br>Others: Reserved          |
| Reserved                      | 7    | RW         | 0'h         | Reserved  |
| stereo_i2s_pcm_mode_sel       | 6    | RW         | 0'h         | PCM Mode Select<br>0: Mode A<br>1: Mode B<br>Non PCM Mode Control<br>0: Normal SADLRCK / SDALRCK<br>1: Invert SADLRCK / SDALRCK<br><i>Note: Only support when stereo_i2s_sadlrck_ctrl_en='0'.</i>                 |
| Reserved                      | 5:4  | R          | 0'h         | Reserved  |
| stereo_i2s_data_len_sel       | 3:2  | RW         | 0'h         | Data Length Selection<br>00: 16 bits                      01: 20 bits<br>10: 24 bits                      11: 32 bits   |
| stereo_i2s_data_format_sel    | 1:0  | RW         | 0'h         | Stereo PCM Data Format Selection<br>00: I <sup>2</sup> S format                      01: Right justified<br>10: Left justified                      11: PCM format  |



## 8.15. Reg-3Ah: Power Management Addition 1

Default: 0000h

**Table 28. Reg-3Ah: Power Management Addition 1**

| Name                   | Bits | Read/Write | Reset State | Description   |
|------------------------|------|------------|-------------|---|
| depop_MONOoutb         | 15   | RW         | 0'h         | Depop of MONO Out<br>0: Enable (De-pop Enable)<br>1: Disable (De-pop Disable) |
| depop_hp_outb          | 14   | RW         | 0'h         | Depop of HP Out<br>0: Enable (De-pop Enable)<br>1: Disable (De-pop Disable)   |
| pow_zcd                | 13   | RW         | 0'h         | All Zero-Cross Detect Power Down<br>0: Disable<br>1: Enable                   |
| Reserved               | 12   | RW         | 0'h         | Reserved  |
| main_i2s_en            | 11   | RW         | 0'h         | Main I <sup>2</sup> S Digital Interface Enable<br>0: Disable<br>1: Enable     |
| Reserved               | 10:6 | RW         | 0'h         | Reserved  |
| pow_mic1_bias_det_ctrl | 5    | RW         | 0'h         | MICBIAS1 Short Current Detector Control<br>0: Disable<br>1: Enable            |
| pow_mic2_bias_det_ctrl | 4    | RW         | 0'h         | MICBIAS2 Short Current Detector Control<br>0: Disable<br>1: Enable            |
| pow_mic1_bias          | 3    | RW         | 0'h         | 0: Disable<br>1: Enable microphone1 bias                                      |
| pow_mic2_bias          | 2    | RW         | 0'h         | 0: Disable<br>1: Enable microphone2 bias                                      |
| pow_main_bias          | 1    | RW         | 0'h         | 0: Disable<br>1: Enable Main bias of the ALC5624                              |
| pow_dac_ref            | 0    | RW         | 0'h         | 0: Disable<br>1: Enable ALL DAC reference of the ALC5624                      |

## 8.16. Reg-3Ch: Power Management Addition 2

Default: 0000h

**Table 29. Reg-3Ch: Power Management Addition 2**


| Name                | Bits | Read/Write | Reset State | Description   |
|---------------------|------|------------|-------------|---|
| pow_thermal         | 15   | RW         | 0'h         | Thermal Detect (Temp Sensor)<br>0: Disable                    1: Enable                 |
| pow_clsab           | 14   | RW         | 0'h         | Class_AB Power (All)<br>0: Disable                    1: Enable                         |
| pow_vref            | 13   | RW         | 0'h         | VREF of All Analog Circuits<br>0: Disable                    1: Enable                  |
| pow_pll             | 12   | RW         | 0'h         | PLL<br>0: Disable                    1: Enable PLL                                      |
| Reserved            | 11   | RW         | 0'h         | Reserved  |
| pow_extclk          | 10   | RW         | 0'h         | Extclk output<br>0: Disable                    1: Enable                                |
| pow_dac_l           | 9    | RW         | 0'h         | Left Stereo DAC Filter Clock<br>0: Disable                    1: Enable                 |
| pow_dac_r           | 8    | RW         | 0'h         | Right Stereo DAC Filter Clock<br>0: Disable                    1: Enable                |
| pow_adc_l           | 7    | RW         | 0'h         | Left Stereo ADC Filter Clock and Input Gain<br>0: Disable                    1: Enable  |
| pow_adc_r           | 6    | RW         | 0'h         | Right Stereo ADC Filter Clock and Input Gain<br>0: Disable                    1: Enable |
| pow_hp_l            | 5    | RW         | 0'h         | Left Headphone Mixer<br>0: Disable                    1: Enable                         |
| pow_hp_r            | 4    | RW         | 0'h         | Right Headphone Mixer<br>0: Disable                    1: Enable                        |
| pow_spk_mixer       | 3    | RW         | 0'h         | Speaker Mixer<br>0: Disable                    1: Enable                                |
| pow_MONO_mixer      | 2    | RW         | 0'h         | MONO Mixer<br>0: Disable                    1: Enable                                   |
| pow_adc_rec_l_mixer | 1    | RW         | 0'h         | Left ADC Record Mixer<br>0: Disable                    1: Enable                        |
| pow_adc_rec_r_mixer | 0    | RW         | 0'h         | Right ADC Record Mixer<br>0: Disable                    1: Enable                       |

### 8.17. Reg-3Eh: Power Management Addition 3

Default: 0000h

**Table 30. Reg-3Eh: Power Management Addition 3**

| Name              | Bits | Read/Write | Reset State | Description  |
|-------------------|------|------------|-------------|--|
| Reserved          | 15   | R          | 0'h         | Reserved   |
| pow_MONO_out_vol  | 14   | RW         | 0'h         | MONO_OUT Volume Control (Amp)<br>0: Disable                   1: Enable                |
| pow_spk_outln     | 13   | RW         | 0'h         | SPK_OUTLN Output (Enable Class-AB & Class-D)<br>0: Disable                   1: Enable |
| pow_spk_outrn     | 12   | RW         | 0'h         | SPK_OUTRN Output (Enable Class-AB & Class-D)<br>0: Disable                   1: Enable |
| pow_hp_l_vol      | 11   | RW         | 0'h         | HP_OUT_L Volume Control (Amp)<br>0: Disable                   1: Enable                |
| pow_hp_r_vol      | 10   | RW         | 0'h         | HP_OUT_R Volume Control (Amp)<br>0: Disable                   1: Enable                |
| pow_spk_l         | 9    | RW         | 0'h         | SPK_OUT_L Output (Enable Class-AB & Class-D)<br>0: Disable                   1: Enable |
| pow_spk_r         | 8    | RW         | 0'h         | SPK_OUT_R Output (Enable Class-AB & Class-D)<br>0: Disable                   1: Enable |
| pow_li_l_vol      | 7    | RW         | 0'h         | LINE_IN Left Volume Control<br>0: Disable                   1: Enable                  |
| pow_li_r_vol      | 6    | RW         | 0'h         | LINE_IN Right Volume Control<br>0: Disable                   1: Enable                 |
| pow_phone_vol     | 5    | RW         | 0'h         | PHONE Volume Control<br>0: Disable                   1: Enable                         |
| pow_phone_admixer | 4    | RW         | 0'h         | PHONE AD Mixer<br>0: Disable                   1: Enable                               |
| pow_mic1_vol      | 3    | RW         | 0'h         | MIC1 Volume Control<br>0: Disable                   1: Enable                          |
| pow_mic2_vol      | 2    | RW         | 0'h         | MIC2 Volume Control<br>0: Disable                   1: Enable                          |
| pow_mic1_admixer  | 1    | RW         | 0'h         | MIC1 AD Mixer and Boost<br>0: Disable                   1: Enable                      |
| pow_mic2_admixer  | 0    | RW         | 0'h         | MIC2 AD Mixer and Boost<br>0: Disable                   1: Enable                      |



**Figure 15. Power Control to MIC Input**

## 8.18. Reg-40h: General Purpose Control Register 1

Default: 0428h

**Table 31. Reg-40h: General Purpose Control Register 1**

| Name           | Bits  | Read/Write | Reset State | Description   |
|----------------|-------|------------|-------------|---|
| sel_sysclk     | 15    | RW         | 0'h         | Stereo SYSCLK Source Select<br>0: MCLK                    1: PLL Output   |
| extclk_out_en  | 14    | RW         | 0'h         | EXTCLK Output Control<br>0: Disable                1: Enable  |
| Reserved       | 13:10 | RW         | 1'h         | Reserved  |
| hp_amp_ctrl    | 9:8   | RW         | 0'h         | Headphone Amplifier $V_{MID}$ Ratio Control (Output Gain Control)<br>00: 1                                    01: 1.25<br>1x: 1.5   |
| spk_ampD_ctrl  | 7:6   | RW         | 0'h         | Speaker Class-D Amplifier $V_{MID}$ Ratio Control (Output Gain Control)<br>00: 1.75 Vdd                    01: 1.5 Vdd<br>10: 1.25 Vdd                    11: 1.0 Vdd   |
| spk_ampAB_ctrl | 5:3   | RW         | 5'h         | Speaker Class-AB Amplifier $V_{MID}$ Ratio Control (Output Gain Control)<br>000: 2.25 Vdd                    001: 2.00 Vdd<br>010: 1.75 Vdd                    011: 1.5 Vdd<br>100: 1.25 Vdd                    101: 1 Vdd<br>Others: Not allowed |
| Reserved       | 2:0   | RW         | 0'h         | Reserved  |

## 8.19. Reg-42h: General Purpose Control Register 2

Default: 0000h

**Table 32. Reg-42h: General Purpose Control Register 2**

| Name         | Bits  | Read/Write | Reset State | Description  |
|--------------|-------|------------|-------------|--|
| Reserved     | 15:14 | RW         | 0'h         | Reserved   |
| se_btl_clsab | 13    | RW         | 0'b         | Single-Ended & BTL of SPK_Class-AB Selection<br>0: Differential Mode<br>1: Single-ended Mode |
| Reserved     | 12:1  | RW         | 0'h         | Reserved   |
| pll_pre_div  | 0     | RW         | 0'b         | PLL Pre-Divider<br>0b: ÷1<br>1b: ÷2  |

## 8.20. Reg-44h: PLL Control

Default: 0000h

**Table 33. Reg-44h: PLL Control**

| Name         | Bits | Read/Write | Reset State | Description  |
|--------------|------|------------|-------------|--|
| pll_n_code   | 15:8 | RW         | 00'h        | N[7:0] Code for Analog PLL<br>00000000: Div 2<br>00000001: Div 3<br>.....<br>11111111: Div 257 |
| pll_m_bypass | 7    | RW         | 0'h         | Bypass PLL M<br>0b: No bypass<br>1b: Bypass  |
| pll_k_code   | 6:4  | RW         | 0'h         | K[2:0] Code for Analog PLL<br>000: Div 2<br>001: Div 3<br>.....<br>111: Div 9                  |
| pll_m_code   | 3:0  | RW         | 0'h         | M[3:0] Code for Analog PLL<br>0000: Div 2<br>0001: Div 3<br>.....<br>1111: Div 17              |

Note: The PLL transmit formula is  $F_{OUT} = (MCLK * (N+2)) / ((M+2) * (K+2))$  {Typical K=2}.

### 8.20.1. PLL Clock Setting Table for 48K: (Unit: MHz)

**Table 34. PLL Clock Setting Table for 48K: (Unit: MHz)**

| MCLK   | N  | M  | F <sub>VCO</sub> | K | F <sub>OUT</sub> |
|--------|----|----|------------------|---|------------------|
| 13     | 66 | 7  | 98.222           | 2 | 24.555           |
| 3.6864 | 78 | 1  | 98.304           | 2 | 24.576           |
| 2.048  | 94 | 0  | 98.304           | 2 | 24.576           |
| 4.096  | 70 | 1  | 98.304           | 2 | 24.576           |
| 12     | 80 | 8  | 98.4             | 2 | 24.6             |
| 15.36  | 81 | 11 | 98.068           | 2 | 24.517           |
| 16     | 78 | 11 | 98.462           | 2 | 24.615           |
| 19.2   | 80 | 14 | 98.4             | 2 | 24.6             |
| 19.68  | 78 | 14 | 98.4             | 2 | 24.6             |

### 8.20.2. PLL Clock Setting Table for 44.1K: (Unit: MHz)

**Table 35. PLL Clock Setting Table for 44.1K: (Unit: MHz)**

| MCLK   | N  | M  | F <sub>VCO</sub> | K | F <sub>OUT</sub> |
|--------|----|----|------------------|---|------------------|
| 13     | 68 | 8  | 91               | 2 | 22.75            |
| 3.6864 | 72 | 1  | 90.931           | 2 | 22.733           |
| 2.048  | 86 | 0  | 90.112           | 2 | 22.528           |
| 4.096  | 64 | 1  | 90.112           | 2 | 22.528           |
| 12     | 66 | 7  | 90.667           | 2 | 22.667           |
| 15.36  | 63 | 9  | 90.764           | 2 | 22.691           |
| 16     | 66 | 10 | 90.667           | 2 | 22.667           |
| 19.2   | 64 | 12 | 90.514           | 2 | 22.629           |
| 19.68  | 67 | 13 | 90.528           | 2 | 22.632           |

## 8.21. Reg-4Ch: GPIO Pin Configuration

Default: 2E3Eh

**Table 36. Reg-4Ch: GPIO Pin Configuration**

| Name                | Bits  | Read/Write | Reset State | Description  |
|---------------------|-------|------------|-------------|--|
| Reserved            | 15:12 | R          | 00'h        | Reserved   |
| over_temp_conf      | 11    | RW         | 1'h         | Over-Temperature Status Source Configuration<br>0: Bypass<br>1: Normal       |
| mic1_short_det_conf | 10    | RW         | 1'h         | MICBIAS1 Short Current Status Source Configuration<br>0: Bypass<br>1: Normal |
| mic2_short_det_conf | 9     | RW         | 1'h         | MICBIAS2 Short Current Status Source Configuration<br>0: Bypass<br>1: Normal |
| Reserved            | 8:6   | R          | 0'h         | Reserved   |
| gpio5_conf          | 5     | RW         | 1'h         | GPIO5 Pin Configuration<br>0: Output<br>1: Input                             |
| gpio4_conf          | 4     | RW         | 1'h         | GPIO4 Pin Configuration<br>0: Output<br>1: Input                             |
| gpio3_conf          | 3     | RW         | 1'h         | GPIO3 Pin Configuration<br>0: Output<br>1: Input                             |
| gpio2_conf          | 2     | RW         | 1'h         | GPIO2 Pin Configuration<br>0: Output<br>1: Input                             |
| gpio1_conf          | 1     | RW         | 1'h         | GPIO1 Pin Configuration<br>0: Output<br>1: Input                             |
| Reserved            | 0     | R          | 0'h         | Reserved. Read as 0  |

## 8.22. Reg-4Eh: GPIO Pin Polarity

Default: 2E3Eh

**Table 37. Reg-4Eh: GPIO Pin Polarity**

| Name                    | Bits  | Read/Write | Reset State | Description   |
|-------------------------|-------|------------|-------------|---|
| Reserved                | 15:12 | R          | 00'h        | Reserved  |
| over_temp_polarity      | 11    | RW         | 1'h         | Over-Temperature Polarity<br>0: Low Active<br>1: High Active              |
| mic1_short_det_polarity | 10    | RW         | 1'h         | MICBIAS1 Short Current Detect Polarity<br>0: Low Active<br>1: High Active |
| mic2_short_det_polarity | 9     | RW         | 1'h         | MICBIAS2 Short Current Detect Polarity<br>0: Low Active<br>1: High Active |
| Reserved                | 8:6   | R          | 0'h         | Reserved. Read as 0   |
| gpio5_polarity          | 5     | RW         | 1'h         | GPIO Pin Polarity<br>0: Low Active<br>1: High Active                      |
| gpio4_polarity          | 4     | RW         | 1'h         | GPIO Pin Polarity<br>0: Low Active<br>1: High Active                      |
| gpio3_polarity          | 3     | RW         | 1'h         | GPIO Pin Polarity<br>0: Low Active<br>1: High Active                      |
| gpio2_polarity          | 2     | RW         | 1'h         | GPIO Pin Polarity<br>0: Low Active<br>1: High Active                      |
| gpio1_polarity          | 1     | RW         | 1'h         | GPIO Pin Polarity<br>0: Low Active<br>1: High Active                      |
| Reserved                | 0     | R          | 0'h         | Reserved. Read as 0   |



## 8.23. Reg-50h: GPIO Pin Sticky

Default: 0000h

**Table 38. Reg-50h: GPIO Pin Sticky**

| Name                     | Bits  | Read/Write | Reset State | Description   |
|--------------------------|-------|------------|-------------|---|
| Reserved                 | 15:12 | R          | 00'b        | Reserved  |
| over_temp_sticky_En      | 11    | RW         | 0'h         | Over-Temperature Sticky Enable<br>0: Not sticky<br>1: Sticky              |
| mic1_short_det_sticky_En | 10    | RW         | 0'h         | MICBIAS1 Short Current Detect Sticky Enable<br>0: Not sticky<br>1: Sticky |
| mic2_short_det_sticky_En | 9     | RW         | 0'h         | MICBIAS2 Short Current Detect Sticky Enable<br>0: Not sticky<br>1: Sticky |
| Reserved                 | 8:6   | R          | 0'h         | Reserved. Read as 0   |
| gpio5_sticky_En          | 5     | RW         | 0'h         | GPIO5 Pin Sticky Enable<br>0: Not sticky<br>1: Sticky                     |
| gpio4_sticky_En          | 4     | RW         | 0'h         | GPIO4 Pin Sticky Enable<br>0: Not sticky<br>1: Sticky                     |
| gpio3_sticky_En          | 3     | RW         | 0'h         | GPIO3 Pin Sticky Enable<br>0: Not sticky<br>1: Sticky                     |
| gpio2_sticky_En          | 2     | RW         | 0'h         | GPIO2 Pin Sticky Enable<br>0: Not sticky<br>1: Sticky                     |
| gpio1_sticky_En          | 1     | RW         | 0'h         | GPIO1 Pin Sticky Enable<br>0: Not sticky<br>1: Sticky                     |
| Reserved                 | 0     | R          | 0'h         | Reserved. Read as 0   |

## 8.24. Reg-52h: GPIO Pin Wake-Up

Default: 0000h

**Table 39. Reg-52h: GPIO Pin Wake-Up**

| Name                     | Bits  | Read/Write | Reset State | Description   |
|--------------------------|-------|------------|-------------|---|
| Reserved                 | 15:12 | R          | 00'b        | Reserved  |
| over_temp_wakeup_en      | 11    | RW         | 0'h         | Over-Temperature Wake-Up Enable<br>0: No wake-up<br>1: Wake up              |
| mic1_short_det_wakeup_en | 10    | RW         | 0'h         | MICBIAS1 Short Current Detect Wake-Up Enable<br>0: No wake-up<br>1: Wake up |
| mic2_short_det_wakeup_en | 9     | RW         | 0'h         | MICBIAS2 Short Current Detect Wake-Up Enable<br>0: No wake-up<br>1: Wake up |
| Reserved                 | 8:6   | R          | 0'h         | Reserved. Read as 0   |
| gpio5_wakeup_en          | 5     | RW         | 0'h         | GPIO5 Pin Wake-Up Enable<br>0: No wake-up<br>1: Wake up                     |
| gpio4_wakeup_en          | 4     | RW         | 0'h         | GPIO4 Pin Wake-Up Enable<br>0: No wake-up<br>1: Wake up                     |
| gpio3_wakeup_en          | 3     | RW         | 0'h         | GPIO3 Pin Wake-Up Enable<br>0: No wake-up<br>1: Wake up                     |
| gpio2_wakeup_en          | 2     | RW         | 0'h         | GPIO2 Pin Wake-Up Enable<br>0: No wake-up<br>1: Wake up                     |
| gpio1_wakeup_en          | 1     | RW         | 0'h         | GPIO1 Pin Wake-Up Enable<br>0: No wake-up<br>1: Wake up                     |
| Reserved                 | 0     | R          | 0'h         | Reserved. Read as 0   |

## 8.25. Reg-54h: GPIO Pin Status

Default: 003Ah

**Table 40. Reg-54h: GPIO Pin Status**

| Name                  | Bits  | Read/Write | Reset State | Description   |
|-----------------------|-------|------------|-------------|---|
| Reserved              | 15:12 | R          | 00'b        | Reserved  |
| over_temp_status      | 11    | R          | 0'h         | Over-Temperature Status<br>Read: Return status<br>Write: Writing '0' clears the sticky bit              |
| mic1_short_det_status | 10    | R          | 0'h         | MICBIAS1 Short Current Detect Status<br>Read: Return status<br>Write: Writing '0' clears the sticky bit |
| mic2_short_det_status | 9     | R          | 0'h         | MICBIAS2 Short Current Detect Status<br>Read: Return status<br>Write: Writing '0' clears the sticky bit |
| Reserved              | 8:6   | R          | 0'h         | Reserved. Read as 0   |
| gpio5_status          | 5     | R          | 1'h         | GPIO5 Pin Status<br>Read: Return status of each GPIO pin<br>Write: Writing '0' clears the sticky bit    |
| gpio4_status          | 4     | R          | 1'h         | GPIO4 Pin Status<br>Read: Return status of each GPIO pin<br>Write: Writing '0' clears the sticky bit    |
| gpio3_status          | 3     | R          | 1'h         | GPIO3 Pin Status<br>Read: Return status of each GPIO pin<br>Write: Writing '0' clears the sticky bit    |
| gpio2_status          | 2     | R          | 1'h         | GPIO2 Pin Status<br>Read: Return status of each GPIO pin<br>Write: Writing '0' clears the sticky bit    |
| gpio1_status          | 1     | R          | 1'h         | GPIO1 Pin Status<br>Read: Return status of each GPIO pin<br>Write: Writing '0' clears the sticky bit    |
| Reserved              | 0     | R          | 0'h         | Reserved. Read as 0   |



## 8.27. Reg-58h: Over-Temp/Current Status

Default: 0CFFh

**Table 42. Reg-58h: Over-Temp/Current Status**

| Name                | Bits  | Read/Write | Reset State | Description  |
|---------------------|-------|------------|-------------|--|
| Reserved            | 15:12 | R          | 0000'h      | Reserved   |
| ovt_hp_status       | 11    | R          | 1'h         | Headphone Amp Over-Temperature<br>0: Normal                      1: Over-temperature       |
| ovt_MONO_status     | 10    | R          | 1'h         | MONO Amp Over-Temperature<br>0: Normal                      1: Over-temperature            |
| ovc_micbias1_status | 9     | R          | 0'h         | MICBIAS1 Over-Current<br>0: Normal                      1: Over-current                    |
| ovc_micbias2_status | 8     | R          | 0'h         | MICBIAS2 Over-Current<br>0: Normal                      1: Over-current                    |
| rp_depoc_status     | 7     | R          | 1'h         | RP Channel Depoc Status<br>0: Depoc ready                1: Depoc finished                 |
| rn_depoc_status     | 6     | R          | 1'h         | RN Channel Depoc Status<br>0: Depoc ready                1: Depoc finished                 |
| lp_depoc_status     | 5     | R          | 1'h         | LP Channel Depoc Status<br>0: Depoc ready                1: Depoc finished                 |
| ln_depoc_status     | 4     | R          | 1'h         | LN Channel Depoc Status<br>0: Depoc ready                1: Depoc finished                 |
| ovt_rp_status       | 3     | R          | 1'h         | RP Channel Temperature Sensor Status<br>0: Normal                      1: Over-temperature |
| ovt_rn_status       | 2     | R          | 1'h         | RN Channel Temperature Sensor Status<br>0: Normal                      1: Over-temperature |
| ovt_lp_status       | 1     | R          | 1'h         | LP Channel Temperature Sensor Status<br>0: Normal                      1: Over-temperature |
| ovt_ln_status       | 0     | R          | 1'h         | LN Channel Temperature Sensor Status<br>0: Normal                      1: Over-temperature |

## 8.28. Reg-5Ch: GPIO\_Output Pin Control

Default: 0000h

**Table 43. Reg-5Ch: GPIO\_Output Pin Control**

| Name             | Bits | Read/Write | Reset State | Description   |
|------------------|------|------------|-------------|---|
| Reserved         | 15:6 | R          | 0000'h      | Reserved  |
| gpio5_out_status | 5    | RW         | 0'h         | GPIO5 Output Pin Control<br>0b: Drive Low                1b: Drive High |
| gpio4_out_status | 4    | RW         | 0'h         | GPIO4 Output Pin Control<br>0b: Drive Low                1b: Drive High |
| gpio3_out_status | 3    | RW         | 0'h         | GPIO3 Output Pin Control<br>0b: Drive Low                1b: Drive High |
| gpio2_out_status | 2    | RW         | 0'h         | GPIO2 Output Pin Control<br>0b: Drive Low                1b: Drive High |
| gpio1_out_status | 1    | RW         | 0'h         | GPIO1 Output Pin Control<br>0b: Drive Low                1b: Drive High |
| Reserved         | 0    | R          | 0'h         | Reserved. Read as 0   |


## 8.29. Reg-5Eh: MISC Control

Default: 0000h

**Table 44. Reg-5Eh: MISC Control**

| Name                | Bits  | Read/Write | Reset State | Description  |
|---------------------|-------|------------|-------------|--|
| en_vref_fast        | 15    | RW         | 0'b         | Enable Fast Vref<br>0: Enable fast Vref                      1: Disable fast Vref<br><i>Note: To improve PSRR, en_vref_fast should be disabled before playback/record.</i>   |
| clsab_amp_sel       | 14    | RW         | 0'b         | Class-AB Output Amplifier Select<br>0: Strong Amp                              1: Weak Amp<br><i>Note: Strong Amp, SPKVDD: 3.0V~5V and Set index44[8:6]=100'b.<br/>Weak Amp, SPKVDD: 2.3V~5V and set index44[8:6]=000'b.</i> |
| AVC_target_sel      | 13:12 | RW         | 0'b         | AVC Target Select<br>00: Reserved (No AVC)                  01: R Channel<br>10: L Channel                                11: Both channels  |
| thermal_shutdown_en | 11    | RW         | 0'b         | Thermal Shutdown Enable<br>0: Disable                                    1: Enable   |
| Reserved            | 10:7  | RW         | 0'h         | Reserved   |
| main_dac_l_mute     | 6     | RW         | 0'h         | Mute Main DAC Left Input<br>0: On    1: Mute (-∞dB)  |
| main_dac_r_mute     | 5     | RW         | 0'h         | Mute Main DAC Right Input<br>0: On    1: Mute (-∞dB)   |
| Reserved            | 4:1   | RW         | 0'h         | Reserved   |
| irqout_inv_ctrl     | 0     | RW         | 0'h         | IRQOUT Inverter Control<br>0: Normal                                    1: Invert  |

The Jack-insert-detect pull up resistor is implemented via an external circuit (see Figure 17 below).



**Figure 17. Jack-Insert-Detect Pull Up Resistor Implemented via an External Circuit**

### 8.30. Reg-60h: Stereo DAC Clock Control\_1

Default: 3075h

**Table 45. Reg-60h: Stereo DAC Clock Control\_1**

| Name                    | Bits  | Read/Write | Reset State | Description  |
|-------------------------|-------|------------|-------------|--|
| stereo_i2s_sclk_div1    | 15:12 | RW         | 3'h         | Stereo I <sup>2</sup> S SCLK Div1<br>0000b: ÷ 1<br>0001b: ÷ 2<br>0010b: ÷ 3<br>.....<br>1101b: ÷ 14<br>1110b: ÷ 15<br>1111b: ÷ 16    |
| Reserved                | 11    | RW         | 0'h         | Reserved   |
| stereo_i2s_sclk_div2    | 10:8  | RW         | 0'h         | Stereo I <sup>2</sup> S SCLK Div2<br>000b: ÷ 2<br>001b: ÷ 4<br>010b: ÷ 8<br>011b: ÷ 16<br>100b: ÷ 32<br>Others: Reserved             |
| stereo_i2s_ad_wclk_div1 | 7:4   | RW         | 7'h         | Stereo I <sup>2</sup> S AD WCLK Div1<br>0000b: ÷ 1<br>0001b: ÷ 2<br>0010b: ÷ 3<br>.....<br>1101b: ÷ 14<br>1110b: ÷ 15<br>1111b: ÷ 16 |
| stereo_i2s_ad_wclk_div2 | 3:1   | RW         | 010'b       | Stereo I <sup>2</sup> S AD WCLK Div2<br>000b: ÷ 2<br>001b: ÷ 4<br>010b: ÷ 8<br>011b: ÷ 16<br>100b: ÷ 32<br>Others: Reserved          |
| stereo_i2s_da_wclk_div  | 0     | RW         | 1'h         | Stereo I <sup>2</sup> S DA WCLK Div<br>0b: 32<br>1b: 64  |

### 8.31. Reg-62h: Stereo DAC Clock Control\_2

Default: 1010h

**Table 46. Reg-62h: Stereo DAC Clock Control\_2**

| Name                      | Bits  | Read/Write | Reset State | Description  |
|---------------------------|-------|------------|-------------|--|
| stereo_i2s_da_filter_div1 | 15:12 | RW         | 1'h         | Stereo I <sup>2</sup> S DA Filter Div1<br>0000b: ÷ 1<br>0001b: ÷ 2<br>0010b: ÷ 3<br>.....<br>1101b: ÷ 14<br>1110b: ÷ 15<br>1111b: ÷ 16 |
| stereo_i2s_da_filter_div2 | 11:9  | RW         | 0'h         | Stereo I <sup>2</sup> S DA Filter Div2<br>000b: ÷ 2<br>001b: ÷ 4<br>010b: ÷ 8<br>011b: ÷ 16<br>100b: ÷ 32<br>Others: Reserved          |
| Reserved                  | 8     | RW         | 0'h         | Reserved   |
| stereo_i2s_ad_filter_div1 | 7:4   | RW         | 1'h         | Stereo I <sup>2</sup> S AD Filter Div1<br>0000b: ÷ 1<br>0001b: ÷ 2<br>0010b: ÷ 3<br>.....<br>1101b: ÷ 14<br>1110b: ÷ 15<br>1111b: ÷ 16 |
| stereo_i2s_ad_filter_div2 | 3:1   | RW         | 0'h         | Stereo I <sup>2</sup> S AD Filter Div2<br>000b: ÷ 2<br>001b: ÷ 4<br>010b: ÷ 8<br>011b: ÷ 16<br>100b: ÷ 32<br>Others: Reserved          |
| Reserved                  | 0     | RW         | 0'h         | Reserved   |



## 8.32. Reg-68h: Pseudo Stereo and Spatial Effect Block Control

Default: 0053h

**Table 47. Reg-68h: Pseudo Stereo and Spatial Effect Block Control**

| Name                | Bits | Read/Write | Reset State | Description   |
|---------------------|------|------------|-------------|---|
| spatial_ctrl_enable | 15   | RW         | 0'b         | Spatial Enable<br>0b: Disable (Clear internal state)<br>1b: Enable  |
| apf_en              | 14   | RW         | 0'h         | Enable All Pass Filter APF(z) (EN-APF)<br>0: Disable (Bypass) and reset.<br>1: Enable all pass filters. The coefficient a1 is loaded from apf_parm_a1[7:0]      |
| pseudo_stereo_en    | 13   | RW         | 0'h         | Enable Pseudo Stereo Block (EN-PSB)<br>0: Disabled<br>1: Enabled  |
| en_3d               | 12   | RW         | 0'h         | Enable Stereo Expansion Block (EN-SEB)<br>0: Disable<br>1: Enabled. Load 3D Ratio from ratio_parm_3d and 3D Gain from gain_parm_3d                              |
| Reserved            | 11:8 | -          | 0'h         | Reserved  |
| gain_parm_3d        | 7:6  | RW         | 1'h         | 3D Gain Parameter (SEGN)<br>00: Gain=1.0<br>01: Gain=1.5<br>10: Gain=2.0<br>11: Reserved  |
| ratio_parm_3d       | 5:4  | RW         | 1'h         | 3D Ratio Parameter (DPn)<br>00: Ratio=0.0<br>01: Ratio=0.66<br>10: Ratio=1.0<br>11: Reserved  |
| Reserved            | 3:2  | -          | 0'h         | Reserved  |
| apf_parm_a1         | 1:0  | RW         | 3'h         | All Pass Filter parameter<br>00: Disable<br>01: Enable for 32kHz sample rate or lower<br>10: Enable for 44.1kHz sample rate<br>11: Enable for 48kHz sample rate |

*Note: Writes to SEGN and DPn will be ignored when the Spatial effect control bit is enabled. This means individual Spatial coefficients cannot be modified when Spatial is enabled.*

### 8.33. Reg-6Ah: Index Address

Default: 0000h

**Table 48. Reg-6Ah: Index Address**

| Name       | Bits | Read/Write | Reset State | Description   |
|------------|------|------------|-------------|---------------|
| Reserved   | 15:7 | R          | 0'h         | Reserved      |
| index_addr | 6:0  | RW         | 0'h         | Index Address |

### 8.34. Reg-6Ch: Index Data

Default: 0000h

**Table 49. Reg-6Ch: Index Data**

| Name       | Bits | Read/Write | Reset State | Description |
|------------|------|------------|-------------|-------------|
| index_data | 15:0 | RW         | 0'h         | Index Data  |

### 8.35. Reg-6Eh: EQ Status

Default: 0000h

**Table 50. Reg-6Eh: EQ Status**

| Name           | Bits | Read/Write | Reset State | Description  |
|----------------|------|------------|-------------|--|
| Reserved       | 15:5 | R          | 0'h         | Reserved   |
| eq_hpf_status  | 4    | R          | 0'h         | EQ High-Pass Filter (HPF) Status<br>0: Normal                    1: Overflow.<br>This bit is set if overflow has occurred. Write 1 to clear. |
| eq_bpf3_status | 3    | R          | 0'h         | EQ Band-3 (BP3) Status<br>0: Normal                    1: Overflow.<br>This bit is set if overflow has occurred. Write 1 to clear.           |
| eq_bpf2_status | 2    | R          | 0'h         | EQ Band-2 (BP2) Status<br>0: Normal                    1: Overflow.<br>This bit is set if overflow has occurred. Write 1 to clear.           |
| eq_bpf1_status | 1    | R          | 0'h         | EQ Band-1 (BP1) Status<br>0: Normal                    1: Overflow.<br>This bit is set if overflow has occurred. Write 1 to clear.           |
| eq_lpf_status  | 0    | R          | 0'h         | EQ Low-Pass Filter (LPF) Status<br>0: Normal                    1: Overflow.<br>This bit is set if overflow has occurred. Write 1 to clear.  |

### 8.36. Index-00h: EQ Band-0 Coefficient (LP0: a1)

Default: 0000h

**Table 51. Index-00h: EQ Band-0 Coefficient (LP0: a1)**

| Bit  | Type | Function  |
|------|------|---|
| 15:0 | RW   | 2's Complement in 3.13 Formats (The range is from -4~3.99, the a1 should be in -2 ~ 1.99) |

*Note: For low pass filter for Bass control – LP0 has filter coefficient a1 and gain Ho must be set (see Table 52).*

### 8.37. Index-01h: EQ Band-0 Gain (LP0: Ho)

Default: 0000h

**Table 52. Index-01h: EQ Band-0 Gain (LP0: Ho)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the Ho should be in -4 ~ 3.99) |

### 8.38. Index-02h: EQ Band-1 Coefficient (BP1: a1)

Default: 0000h

**Table 53. Index-02h: EQ Band-1 Coefficient (BP1: a1)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the a1 should be in -2 ~ 1.99) |

### 8.39. Index-03h: EQ Band-1 Coefficient (BP1: a2)

Default: 0000h

**Table 54. Index-03h: EQ Band-1 Coefficient (BP1: a2)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the a1 should be in -2 ~ 1.99) |

### ***8.40. Index-04h: EQ Band-1 Gain (BP1: Ho)***

Default: 0000h

**Table 55. Index-04h: EQ Band-1 Gain (BP1: Ho)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the Ho should be in -4 ~ 3.99) |

### ***8.41. Index-05h: EQ Band-2 Coefficient (BP2: a1)***

Default: 0000h

**Table 56. Index-05h: EQ Band-2 Coefficient (BP2: a1)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the a1 should be in -2 ~ 1.99) |

### ***8.42. Index-06h: EQ Band-2 Coefficient (BP2: a2)***

Default: 0000h

**Table 57. Index-06h: EQ Band-2 Coefficient (BP2: a2)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the a2 should be in -2 ~ 1.99) |

### ***8.43. Index-07h: EQ Band-2 Gain (BP2: Ho)***

Default: 0000h

**Table 58. Index-07h: EQ Band-2 Gain (BP2: Ho)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the Ho should be in -4 ~ 3.99) |

### ***8.44. Index-08h: EQ Band-3 Coefficient (BP3: a1)***

Default: 0000h

**Table 59. Index-08h: EQ Band-3 Coefficient (BP3: a1)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the a1 should be in -2 ~ 1.99) |

### 8.45. Index-09h: EQ Band-3 Coefficient (BP3: a2)

Default: 0000h

**Table 60. Index-09h: EQ Band-3 Coefficient (BP3: a2)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the a2 should be in -2 ~ 1.99) |

### 8.46. Index-0Ah: EQ Band-3 Gain (BP3: Ho)

Default: 0000h

**Table 61. Index-0Ah: EQ Band-3 Gain (BP3: Ho)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the Ho should be in -4 ~ 3.99) |

### 8.47. Index-0Bh: EQ Band-4 Coefficient (HPF: a1)

Default: 0000h

**Table 62. Index-0Bh: EQ Band-4 Coefficient (HPF: a1)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the a1 should be in -2 ~ 1.99) |

### 8.48. Index-0Ch: EQ Band-4 Gain (HPF: Ho)

Default: 0000h

**Table 63. Index-0Ch: EQ Band-4 Gain (HPF: Ho)**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | 2's Complement in 3.13 Format (The range is from -4~3.99, the Ho should be in -2 ~ 1.99) |



## 8.52. Index-20h: Auto Volume Control Register 0

Default: 0050h

**Table 67. Index-20h: Auto Volume Control Register 0**

| Bit  | Type | Function   |
|------|------|--|
| 15   | RW   | Select the Controlled Gain Block for AVC (Default: 00b)<br>0: Disable AVC<br>1: Enable AVC to control ADC gain   |
| 14:8 | -    | Reserved   |
| 7:3  | RW   | Monitor Window Control (Unit: $2^{(n+1)}$ samples) (Default: 01010b)<br>00000b: $2^{(1)}$ sample<br>00001b: $2^{(2)}$ samples<br>00010b: $2^{(3)}$ samples<br>...<br>10000b: $2^{(17)}$ samples<br>...<br>Others: Reserved.<br>Maximum $n=16$<br><i>Note: The Monitor Window can only be changed after soft-reset when AVC is enabled.</i> |
| 2:1  | -    | Reserved   |
| 0    | RW   | AVC Reference Channel Selection (Default: 0b)<br>0: Left Channel<br>1: Right Channel   |

## 8.53. Index-21h: Auto Volume Control Register 1

Default: 2710h

**Table 68. Index-21h: Auto Volume Control Register 1**

| Bit  | Type | Function   |
|------|------|--|
| 15   | -    | Reserved   |
| 14:0 | RW   | The Maximum PCM absolute level after AVC, $T_{max}$ ( $=0 \sim 2^{15}-1$ ) |

## 8.54. Index-22h: Auto Volume Control Register 2

Default: 0BB8h

**Table 69. Index-22h: Auto Volume Control Register 2**

| Bit  | Type | Function   |
|------|------|--|
| 15   | -    | Reserved   |
| 14:0 | RW   | The Minimum PCM absolute level after AVC, $T_{min}$ ( $=0 \sim 2^{15}-1$ ) |

### 8.55. Index-23h: Auto Volume Control Register 3

Default: 01F4h

**Table 70. Index-23h: Auto Volume Control Register 3**

| Bit  | Type | Function   |
|------|------|--|
| 15   | -    | Reserved   |
| 14:0 | RW   | The Non-active PCM absolute level AVC will keep analog unit gain, Thnonact (=0 ~ 2 <sup>15</sup> -1) |

Note: Initial Index23=0001'h.

### 8.56. Index-24h: Auto Volume Control Register 4

Default: 0190h

**Table 71. Index-24h: Auto Volume Control Register 4**

| Bit  | Type | Function   |
|------|------|--|
| 15:0 | RW   | The CNTMAXTH1 that controls sensitivity to Gain increase (Unit:2 <sup>1</sup> )<br>This value should be less than CNTMAXTH2 (Max:2 <sup>17</sup> ) |

### 8.57. Index-25h: Auto Volume Control Register 5

Default: 0200h

**Table 72. Index-25h: Auto Volume Control Register 5**

| Bit  | Type | Function  |
|------|------|---|
| 15:0 | RW   | The CNTMAXTH2 to control the sensitivity to decrease Gain (Unit:2 <sup>1</sup> )<br>This value should be less than Monitor Window (Optimized: 1/2 Monitor Window)<br>(Max:2 <sup>17</sup> ) |

Note: CNTMAXTH1 < CNTMAXTH2.

### 8.58. Index-39h: Digital Internal Register

Default: 9000h

**Table 73. Index-39h: Digital Internal Register**

| Bit  | Type | Function   |
|------|------|--|
| 15   | RW   | Pad Drive Capability<br>0b: Weak drive<br>1b: Strong drive |
| 14:0 | RW   | Reserved   |



## 8.59. Index-4Ah: Class-D Temperature Sensor

Default: 4444h

**Table 74. Index-4Ah: Class-D Temperature Sensor**

| Bit   | Type | Function   |
|-------|------|--|
| 15    | RW   | Reserved   |
| 14:12 | RW   | RP Channel Temp. Sensor Threshold Setting<br>001: 35°C            011: 65°C<br>101: 95°C            111: 125°C |
| 11    | RW   | Reserved   |
| 10:8  | RW   | RN Channel Temp. Sensor Threshold Setting<br>001: 35°C            011: 65°C<br>101: 95°C            111: 125°C |
| 7     | RW   | Reserved   |
| 6:4   | RW   | LP Channel Temp. Sensor Threshold Setting<br>001: 35°C            011: 65°C<br>101: 95°C            111: 125°C |
| 3     | RW   | Reserved   |
| 2:0   | RW   | LN Channel Temp. Sensor Threshold Setting<br>001: 35°C            011: 65°C<br>101: 95°C            111: 125°C |

Note: Tolerance:  $\pm 15^{\circ}\text{C}$ .

## 8.60. Index-54h: AD\_DA\_Mixer\_Internal Register

Default: E184h

**Table 75. Index-54h: AD\_DA\_Mixer\_Internal Register**

| Bit   | Type | Function  |
|-------|------|---|
| 15    | RW   | Reserved  |
| 14:13 | RW   | DAC Reference Source<br>01: Internal DAC reference (AVDD & DAC reference cannot be bonded together)<br>11: External DAC reference (AVDD/AGND as DAC reference)<br>Others: Forbidden |
| 12:3  | RW   | Reserved  |
| 2:0   | RW   | Temp. Sensor for Threshold Setting<br>001: 35°C            011: 65°C<br>101: 95°C            111: 125°C<br>Note: Tolerance: $\pm 15^{\circ}\text{C}$ .                              |

Note: To reduce DAC power consumption, we suggest that Index54=E184'h be initialized.

### ***8.61. Reg-7Ch: VENDOR ID 1***

Default: 10ECh

**Table 76. Reg-7Ch: VENDOR ID 1**

| <b>Name</b> | <b>Bits</b> | <b>Read/Write</b> | <b>Reset State</b> | <b>Description</b> |
|-------------|-------------|-------------------|--------------------|--------------------|
| vender_id1  | 15:0        | R                 | 10EC'h             | Vendor ID=10EC     |

### ***8.62. Reg-7Eh: VENDOR ID 2***

Default: 2003h

**Table 77. Reg-7Eh: VENDOR ID 2**

| <b>Name</b> | <b>Bits</b> | <b>Read/Write</b> | <b>Reset State</b> | <b>Description</b> |
|-------------|-------------|-------------------|--------------------|--------------------|
| vender_id   | 15:8        | R                 | 10'h               | Device ID=20       |
| device_id2  | 7:0         | R                 | 03'h               | Version ID=03      |

## 9. Electrical Characteristics

### 9.1. DC Characteristics

#### 9.1.1. Absolute Maximum Ratings

**Table 78. Absolute Maximum Ratings**

| Parameter                     | Symbol       | Min  | Typ | Max            | Units |
|-------------------------------|--------------|------|-----|----------------|-------|
| Power Supplies                |              |      |     |                |       |
| Digital IO Buffer             | DVDD1        | -0.3 | -   | 3.63           | V     |
| Digital Core                  | DVDD2        | -0.3 | -   | 3.63           | V     |
| Analog                        | AVDD1, AVDD2 | -0.3 | -   | 3.63           | V     |
| Headphone                     | HPVDD        | -0.3 | -   | 3.63           | V     |
| Speaker                       | SPKVDD       | -0.3 | -   | 7 <sup>1</sup> | V     |
| Operating Ambient Temperature | Ta           | -25  | -   | +85            | °C    |
| Storage Temperature           | Ts           | -55  | -   | +125           | °C    |

Note 1: SPKVDD=5V with 3.5% duty cycle Power bouncing up to SPKVDD=8V is acceptable.

#### 9.1.2. Recommended Operating Conditions

**Table 79. Recommended Operating Conditions**

| Parameter         | Symbol              | Min | Typ | Max | Units |
|-------------------|---------------------|-----|-----|-----|-------|
| Digital IO Buffer | DVDD1               | 1.8 | 3.3 | 3.6 | V     |
| Digital Core      | DVDD2               | 1.8 | 3.3 | 3.6 | V     |
| Analog            | AVDD1, AVDD2        | 2.3 | 3.3 | 3.6 | V     |
| Headphone         | HPVDD               | 2.3 | 3.3 | 3.6 | V     |
| Speaker           | SPKVDD <sup>1</sup> | 2.3 | 3.3 | 5   | V     |

Note 1: A 10 $\mu$ F Capacitor must be connected from SPKVDD to SPKGND, and should be placed as close as possible to the SPKVDD pin of the ALC5624.

#### 9.1.3. Static Characteristics

**Table 80. Static Characteristics**

| Parameter                                       | Symbol          | Min      | Typ | Max       | Units      |
|---|-----------------|----------|-----|-----------|------------|
| Input Voltage Range                             | V <sub>IN</sub> | -0.30    | -   | DVDD+0.30 | V          |
| Low Level Input Voltage                         | V <sub>IL</sub> | -        | -   | 0.35DVDD  | V          |
| High Level Input Voltage                        | V <sub>IH</sub> | 0.65DVDD | -   | -         | V          |
| High Level Output Voltage                       | V <sub>OH</sub> | 0.9DVDD  | -   | -         | V          |
| Low Level Output Voltage                        | V <sub>OL</sub> | -        | -   | 0.1DVDD   | V          |
| Input Leakage Current                           | -               | -1       | -   | 1         | $\mu$ A    |
| Output Leakage Current (Hi-Z)                   | -               | -1       | -   | 1         | $\mu$ A    |
| Output Buffer High Drive Current                | -               | -        | 22  | -         | mA         |
| Output Buffer Low Drive Current                 | -               | -        | 10  | -         | mA         |
| V <sub>MID</sub> Internal Serial Resistor       | -               | 25       | 50  | 75        | K $\Omega$ |
| V <sub>MID</sub> Internal Serial Resistor Ratio | -               | 95       | 100 | 105       | %          |

Note: DVDD=3.3V, T<sub>ambient</sub>=25°C, with 50pF external load.

## 9.2. Analog Performance Characteristics

**Table 81. Analog Performance Characteristics**

| Parameter   | Min  | Typ | Max  | Units            |
|---|------|-----|------|------------------|
| Full Scale Input Voltage  |      |     |      |                  |
| Line Inputs   | -    | 1.0 | -    | V <sub>rms</sub> |
| MIC Inputs (Non-Boost)  | -    | 1.0 | -    | V <sub>rms</sub> |
| MIC Inputs (Boost 20dB)   | -    | 0.1 | -    | V <sub>rms</sub> |
| ADC   | -    | 0.7 | -    | V <sub>rms</sub> |
| Full Scale Output Voltage   |      |     |      |                  |
| MONO Outputs  | -    | 1.0 | -    | V <sub>rms</sub> |
| Headphone Amplifiers Outputs  | -    | 1.0 | -    | V <sub>rms</sub> |
| Speaker Amplifiers Outputs  | -    | 1.3 | -    | V <sub>rms</sub> |
| DAC   | -    | 1.0 | -    | V <sub>rms</sub> |
| S/N Ratio<br>(A-Weighted, HPL/R or MONO with 10K $\Omega$ /50pF Load)             |      |     |      |                  |
| Stereo DAC  | -    | 90  | -    | dB               |
| Stereo ADC  | -    | 85  | -    | dB               |
| Total Harmonic Distortion + Noise<br>(HPL/R or MONO with 10K $\Omega$ /50pF Load) |      |     |      |                  |
| Stereo DAC  | -    | -85 | -    | dB               |
| Stereo ADC  | -    | -80 | -    | dB               |
| MIC Boost Amplifier   |      |     |      |                  |
| Gain=20dB   | 18   | 20  | 22   | dB               |
| Gain=30dB   | -    | 30  | -    | dB               |
| Gain=40dB   | -    | 40  | -    | dB               |
| Input Impedance (Gain=0dB, ADC Mixer=On/Off)                                      |      |     |      |                  |
| PHONEN (Differential Mode)  | -    | 16  | -    | K $\Omega$       |
| MIC1N, MIC2N (Differential Mode)  | -    | 16  | -    | K $\Omega$       |
| MIC1P, MIC2P  | -    | 16  | -    | K $\Omega$       |
| PHONEP  | -    | 16  | -    | K $\Omega$       |
| Input Impedance (Gain=0dB, ADC Mixer=On)  |      |     |      |                  |
| LINE_IN   | 12.8 | 16  | 19.2 | K $\Omega$       |
| Input Impedance (Gain=0dB, ADC Mixer=Off)   |      |     |      |                  |
| LINE_IN   | 25.6 | 32  | 38.4 | K $\Omega$       |
| Output Impedance  |      |     |      |                  |
| MONO_OUT  | -    | 2   | -    | $\Omega$         |
| HP_OUT  | -    | 2   | -    | $\Omega$         |
| SPK_OUT (Class-AB)  | -    | 1   | -    | $\Omega$         |
| SPK_OUT (Class-D)   | -    | 0.3 | 0.4  | $\Omega$         |
| MONO_OUT Amplifier Output Power (32 $\Omega$ Load)                                |      |     |      |                  |
| Single-Ended Mode   | 25   | -   | -    | mW               |
| BTL Mode  | 75   | -   | -    | mW               |
| MONO_OUT Amplifier Quiescent Current (32 $\Omega$ Load)/CH                        | -    | 700 | -    | $\mu$ A          |

| Parameter  | Min | Typ  | Max   | Units         |
|--|-----|------|-------|---------------|
| MONO_OUT Amplifier Efficiency ( $f_{IN}=1\text{kHz}$ , $32\Omega$ Load)                          |     |      |       |               |
| Single-Ended Mode (Output Power=25mW)  | 50  | -    | -     | %             |
| BTL Mode (Output Power=75mW)   | 50  | -    | -     | %             |
| MONO_OUT Amplifier THD+N   |     |      |       |               |
| Single-Ended Mode (10K $\Omega$ Load)  |     |      |       |               |
| Output Power=0.1mW   | -   | 0.01 | -     | %             |
| BTL Mode (10K $\Omega$ Load)   |     |      |       |               |
| Output Power=0.1mW   | -   | 0.01 | -     | %             |
| MONO_OUT Amplifier PSRR  | -   | 60   | -     | dB            |
| Headphone Amplifier Output Power ( $32\Omega$ Load)  | -   | -    | 31.25 | mW            |
| Headphone Amplifier Quiescent Current ( $32\Omega$ Load)   | -   | 700  | -     | $\mu\text{A}$ |
| Headphone Amplifier Efficiency<br>( $f_{IN}=1\text{kHz}$ , $32\Omega$ Load, Output Power=25mW)   | 50  | -    | -     | %             |
| Headphone Amplifier THD+N ( $32\Omega$ Load)   |     |      |       |               |
| Output Power=20mW  | -   | -70  | -     | dB            |
| Output Power=25mW  | -   | -70  | -     | dB            |
| Headphone Amplifier PSRR   | -   | 68   | -     | dB            |
| Class-D BTL Speaker Amplifier Output Power   |     |      |       |               |
| (SPKVDD=5V with $8\Omega$ Load, 1% THD+N)  | -   | 1    | -     | W             |
| (SPKVDD=5V with $8\Omega$ Load, 10% THD+N)   | -   | 1.2  | -     | W             |
| (SPKVDD=5V with $4\Omega$ Load, 1% THD+N)  | -   | 1.4  | -     | W             |
| (SPKVDD=5V with $4\Omega$ Load, 10% THD+N)   | -   | 1.7  | -     | W             |
| Class-D BTL Speaker Amplifier Output Power   |     |      |       |               |
| (SPKVDD=4.2V with $8\Omega$ Load, 1% THD+N)  | -   | 0.7  | -     | W             |
| (SPKVDD=4.2V with $8\Omega$ Load, 10% THD+N)   | -   | 0.9  | -     | W             |
| (SPKVDD=4.2V with $4\Omega$ Load, 1% THD+N)  | -   | 1    | -     | W             |
| (SPKVDD=4.2V with $4\Omega$ Load, 10% THD+N)   | -   | 1.2  | -     | W             |
| BTL Speaker Amplifier Quiescent Current<br>( $8\Omega$ Load, SPKVDD=3.7V)                        |     |      |       |               |
| Class-AB_Strong  | -   | 7    | -     | mA            |
| Class-D  | -   | 4    | -     | mA            |
| BTL Speaker Amplifier Efficiency<br>( $f_{IN}=1\text{kHz}$ , $8\Omega$ Load, Output Power=700mW) |     |      |       |               |
| Class-AB   | 50  | -    | -     | %             |
| Class-D  | -   | 82   | -     | %             |
| BTL Speaker Amplifier THD+N ( $8\Omega$ Load, SPKVDD=5V)   |     |      |       |               |
| Class-AB_Strong  |     |      |       |               |
| Output Power=350mW   | -   | -70  | -     | dB            |
| Output Power=600mW   | -   | -70  | -     | dB            |
| Class-D  |     |      |       |               |
| Output Power=350mW   | -   | -70  | -     | dB            |
| Output Power=600mW   | -   | -60  | -     | dB            |
| BTL Speaker Amplifier THD+N<br>Class-AB_Weak (10K $\Omega$ /50pF Load)                           | -   | -85  | -     | dB            |

| Parameter   | Min | Typ   | Max | Units      |
|---|-----|-------|-----|------------|
| BTL Speaker Amplifier SNR (A-Weighted)<br>Class-AB_Weak (10K $\Omega$ /50pF Load) | -   | 90    | -   | dB         |
| BTL Speaker Amplifier PSRR  | -   | 65    | -   | dB         |
| Quiescent Playback Current (DAC to HP_OUT with 16 $\Omega$ Load)                  | -   | 7.4   | -   | mA         |
| Quiescent Record Current (LINE_IN to ADC)   | -   | 11.3  | -   | mA         |
| Power Down Current  |     |       |     |            |
| I <sub>DDA</sub> (Analog Block)   | -   | -     | 10  | $\mu$ A    |
| I <sub>DDD</sub> (Digital Block)  | -   | -     | 1   | $\mu$ A    |
| MICBIAS1 Output Voltage   |     |       |     |            |
| 0.75*AVDD Setting   | -   | 2.475 | -   | V          |
| 0.9*AVDD Setting  | -   | 2.97  | -   | V          |
| MICBIAS1 and MICBIAS2 Drive Current   | -   | 16    | -   | mA         |
| MICBIAS2 Output Voltage   |     |       |     |            |
| 0.75*AVDD Setting   | -   | 2.475 | -   | V          |
| 0.9*AVDD Setting  | -   | 2.97  | -   | V          |
| Vref Pull Up Resistor   | -   | 50    | -   | K $\Omega$ |

Note: Standard test conditions:

$T_{ambient}=25\text{ }^{\circ}\text{C}$ ,  $DVDD=AVDD1=AVDD2=HPVDD=3.3\text{V}$ ,  $SPKVDD=4.2\text{V}$ .

1kHz input sine wave; PCM Sampling frequency=48kHz; 0dB=1V<sub>rms</sub>, Test bench Characterization BW: 10Hz~22kHz, 0dB attenuation; EQ and 3D disabled.

### 9.3. Signal Timing

#### 9.3.1. I<sup>2</sup>C Control Interface





Figure 18. I<sup>2</sup>C Control Interface

Table 82. I<sup>2</sup>C Timing

| Parameter                                     | Symbol      | Min | Typ | Max  | Units   |
|---|-------------|-----|-----|------|---------|
| Clock Pulse Duration                          | $t_w(9)$    | 1.3 | -   | -    | $\mu$ s |
| Clock Pulse Duration                          | $t_w(10)$   | 600 | -   | -    | ns      |
| Clock Frequency                               | $f$         | 0   | -   | 400K | Hz      |
| Start Hold Time                               | $t_h(5)$    | 600 | -   | -    | ns      |
| Data Setup Time                               | $t_{su}(7)$ | 100 | -   | -    | ns      |
| Data Hold Time                                | $t_h(6)$    | -   | -   | 900  | ns      |
| Rising Time                                   | $t_r$       | -   | -   | 300  | ns      |
| Falling Time                                  | $t_f$       | -   | -   | 300  | ns      |
| Stop Setup Time                               | $t_{su}(8)$ | 600 | -   | -    | ns      |
| Pulse Width of Spikes Suppressed Input Filter | $t_{sp}$    | 0   | -   | 50   | ns      |

Note: Condition: MCLK > 8MHz.

### 9.3.2. I<sup>2</sup>S/PCM Interface Master Mode



**Figure 19. Timing of I<sup>2</sup>S/PCM Master Mode**

**Table 83. Timing of I<sup>2</sup>S/PCM Master Mode**

| Parameter                 | Symbol    | Min | Typ | Max | Units |
|---------------------------|-----------|-----|-----|-----|-------|
| LRCK Output to BCLK Delay | $t_{LRD}$ | -   | -   | 30  | ns    |
| Data Output to BCLK Delay | $t_{ADD}$ | -   | -   | 30  | ns    |
| Data Input Setup Time     | $t_{DAS}$ | 10  | -   | -   | ns    |
| Data Input Hold Time      | $t_{DAH}$ | 10  | -   | -   | ns    |



### 9.3.3. I<sup>2</sup>S/PCM Interface Slave Mode




Figure 20. I<sup>2</sup>S/PCM Slave Mode Timing


Table 84. I<sup>2</sup>S/PCM Slave Mode Timing

| Parameter                 | Symbol    | Min | Typ | Max | Units |
|---------------------------|-----------|-----|-----|-----|-------|
| BCLK High Pulse Width     | $t_{BCH}$ | 20  | -   | -   | ns    |
| BCLK Low Pulse Width      | $t_{BCL}$ | 20  | -   | -   | ns    |
| LRCK Input Setup Time     | $t_{LRS}$ | 30  | -   | -   | ns    |
| Data Output to BCLK Delay | $t_{ADD}$ | -   | -   | 30  | ns    |
| Data Input Setup Time     | $t_{DAS}$ | 10  | -   | -   | ns    |
| Data Input Hold Time      | $t_{DAH}$ | 10  | -   | -   | ns    |



# 11. Mechanical Dimensions

## Plastic Quad Flat No-Lead Package 48 Leads 7x7mm Outline



| Symbol                         | Dimension in mm |      |      | Dimension in inch |       |       |
|--------------------------------|-----------------|------|------|-------------------|-------|-------|
|                                | Min             | Nom  | Max  | Min               | Nom   | Max   |
| A                              | 0.75            | 0.85 | 1.00 | 0.030             | 0.034 | 0.039 |
| A <sub>1</sub>                 | 0.00            | 0.02 | 0.05 | 0.000             | 0.001 | 0.002 |
| A <sub>2</sub>                 | 0.55            | 0.65 | 0.80 | 0.022             | 0.026 | 0.032 |
| A <sub>3</sub>                 | 0.20REF         |      |      | 0.008REF          |       |       |
| b                              | 0.18            | 0.25 | 0.30 | 0.007             | 0.010 | 0.012 |
| c                              | -               | -    | 0.6  | -                 | -     | 0.024 |
| D/E                            | 7.00BSC         |      |      | 0.276BSC          |       |       |
| D <sub>1</sub> /E <sub>1</sub> | 6.75BSC         |      |      | 0.266BSC          |       |       |
| D <sub>2</sub> /E <sub>2</sub> | 4.80            | 5.05 | 5.30 | 0.189             | 0.199 | 0.209 |
| e                              | 0.50BSC         |      |      | 0.020BSC          |       |       |
| L                              | 0.30            | 0.40 | 0.50 | 0.012             | 0.016 | 0.020 |
| K                              | 0.2             | -    | -    | 0.008             | -     | -     |
| θ                              | 0°              | -    | 14°  | 0°                | -     | 14°   |
| aaa                            | -               | -    | 0.15 | -                 | -     | 0.006 |
| bbb                            | -               | -    | 0.10 | -                 | -     | 0.004 |
| ccc                            | -               | -    | 0.10 | -                 | -     | 0.004 |
| ddd                            | -               | -    | 0.05 | -                 | -     | 0.002 |
| eee                            | -               | -    | 0.08 | -                 | -     | 0.003 |
| fff                            | -               | -    | 0.10 | -                 | -     | 0.004 |

Note 1: CONTROLLING DIMENSION: MILLIMETER (mm).

Note 2: REFERENCE DOCUMENT: JEDEC MO-220.

## 12. Appendix A: Stereo I<sup>2</sup>S Clock Table

### 12.1. Master/Slave Mode

| MCLK or PLL Output <sup>①</sup> | DAC Sample Rate      | Sel_sysclk | Stereo_i2s_da_filter_div     | Stereo_i2s_sclk_div          | Stereo_i2s_da_wclk_div | ADC Sample Rate      | Stereo_i2s_ad_filter_div  | Stereo_i2s_ad_wclk_div    |
|---------------------------------|----------------------|------------|------------------------------|------------------------------|------------------------|----------------------|---------------------------|---------------------------|
|                                 | SDALRCK <sup>②</sup> | Reg40[15]  | Reg62[15:12]<br>*Reg62[11:9] | Reg60[15:12]<br>*Reg60[10:8] | Reg60[0]               | SADLRCK <sup>②</sup> | Reg62[7:4]<br>*Reg62[3:1] | Reg60[7:4]<br>*Reg60[3:1] |
| 24576000                        | 8000                 | 0'b/1'b    | 24                           | 48/96                        | 1'b/0'b                | 8000                 | 24                        | 64/32                     |
| 24576000                        | 16000                | 0'b/1'b    | 12                           | 24/48                        | 1'b/0'b                | 16000                | /12                       | 64/32                     |
| 24576000                        | 16000                | 0'b/1'b    | 12                           | 24/48                        | 1'b/0'b                | 8000                 | 24                        | 128/64                    |
| 24576000                        | 48000                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 48000                | 4                         | 64/32                     |
| 24576000                        | 48000                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 32000                | 6                         | 96/48                     |
| 24576000                        | 48000                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 16000                | 12                        | 192/96                    |
| 24576000                        | 48000                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 8000                 | 24                        | 384/192                   |
| 22579200                        | 11025                | 0'b/1'b    | 16                           | 32/64                        | 1'b/0'b                | 11025                | 16                        | 64/32                     |
| 22579200                        | 11025                | 0'b/1'b    | 16                           | 32/64                        | 1'b/0'b                | 8000                 | 22                        | 88/44                     |
| 22579200                        | 22050                | 0'b/1'b    | 8                            | 16/32                        | 1'b/0'b                | 22050                | 8                         | 64/32                     |
| 22579200                        | 22050                | 0'b/1'b    | 8                            | 16/32                        | 1'b/0'b                | 11025                | 16                        | 128/64                    |
| 22579200                        | 22050                | 0'b/1'b    | 8                            | 16/32                        | 1'b/0'b                | 8000                 | 22                        | 176/88                    |
| 22579200                        | 44100                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 44100                | 4                         | 64/32                     |
| 22579200                        | 44100                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 22050                | 8                         | 128/64                    |
| 22579200                        | 44100                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 11025                | 16                        | 256/128                   |
| 22579200                        | 44100                | 0'b/1'b    | 4                            | 8/16                         | 1'b/0'b                | 8000                 | 22                        | 352/176                   |

①: PLL output as System Clock only supports Master Mode.

②: SDALRCK and SADLRCK are output in Master Mode, and are input in Slave Mode.

## 13. Ordering Information

**Table 85. Ordering Information**

| Part Number | Package                                 | Status |
|-------------|---|--------|
| ALC5624-GR  | QFN-48 in 'Green' Package (Tray)        | MP     |
| ALC5624-GRT | QFN-48 in 'Green' Package (Tape & Reel) | MP     |

*Note 1: See page 6 for Green package and version identification.*

*Note 2: Above parts are tested under AVDD1=AVDD2 =3.3V.*

---

**Realtek Semiconductor Corp.****Headquarters**

No. 2, Innovation Road II

Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

[www.realtek.com](http://www.realtek.com)