



24 BIT SERIAL INTERFACE DIGITAL CONTROLLER

APPLICATIONS

- Operate in conjunction with ALD500/ALD500R Precision analog signal processors
- High accuracy DC voltage measurement functions
- Portable battery operated instruments
- PC-based software control or stand-alone operation (without other processors or PC)
- Serial digital output interface to other microprocessors or microcontrollers

GENERAL DESCRIPTION

The ALD521D is a digital controller designed to interface to the ALD500 or ALD500R integrating dual slope analog processors as a chip set for building a precision analog-to-digital converter. With the ALD521D and ALD500R, together with a few external capacitors and resistors, a precision Analog to Digital converter with auto zero and auto-polarity can be implemented.

The ALD521D can operate in either a stand-alone mode or in an external microprocessor control mode. In the stand-alone mode, the ALD521D can either making continuous measurements or a single measurement. Under external microprocessor control, the ALD521D can directly interact with a PC under PC software control via a standard parallel printer port with no other components, or it can also communicate with other microcontrollers serially.

The ALD500/ALD500R analog processors consist of on-chip digital control circuitry to accept control inputs, integrating buffer amplifiers, analog switches, and voltage comparators. It functions in four operating modes, or phases, namely auto zero, integrate, deintegrate, and integrator zero phases. At the end of a conversion, the comparator output goes from high to low when the integrator crosses zero during deintegration. ALD500 analog processors also provide direct logic interface to CMOS logic families.

ORDERING INFORMATION


Operating Temperature Range *	
0°C to +70°C	0°C to +70°C
18-Pin Plastic Pin Package	18-Pin Small Outline Package (SOIC)
ALD521DPD	ALD521DSD

* Contact factory for industrial temperature range

FEATURES AND BENEFITS

- Low cost, simple functionality
- PC parallel printer port interface standard
- Support resolution up to 23 binary bits + sign polarity bit
- Easy to use to acquire up to 23 bit linearity and noise performance
- Integration time can be set by the user
- Easy user evaluation and setting of conversion parameters
- Low power dissipation - 4 mA typical including crystal oscillator
- On-chip Crystal Oscillator Circuit
- Two way asynchronous handshake data transfer
- Conversion speed versus resolution trade-off
- Power down (sleep mode) control input to power down to 2 μ A
- Chip Select control input
- High impedance \overline{DV} , $DOUT$ and \overline{SCLK} when chip not selected
- Single 3 V to 5 V power supply

PIN CONFIGURATION



GENERAL DESCRIPTION (cont'd)

The ALD521D implements all the four phases of the ALD500 or ALD500R, namely auto zero, integrate, deintegrate, and integrator zero phases. It also provides direct logic interface to CMOS logic families. The ALD521D operates from an external clock or its internal oscillator circuit along with an external crystal. The internal system clock of the ALD521D runs at a divide by 4 rate of the crystal or external clock frequency.

A Data Valid (\overline{DV}) low output during the auto zero phase indicates when a 24 bit data word is available for output while during the other phases DV remains in logical 1 state.

The ALD521D has control input pins for power down (PWRUP), Chip Select (\overline{CS}) and Integration time selection (S1, S2 and S3). These pins can all be interfaced directly to any 5V CMOS logic or microcontroller. They can also be connected to a PC parallel printer port directly. When not used, or if no programming control is desired, these pins can be wired directly to their respective desired logic state, either V+ or DGND (Ground).

Upon power on, the ALD521D initiates a power-on initialization cycle and resets all internal counters and registers. Then it check the status of the \overline{PWRUP} pin. A logical 0 on \overline{PWRUP} power up the ALD521D and a logical 1 on \overline{PWRUP} power down the ALD521D. If the ALD521D detects a logical 1 state on the \overline{PWRUP} pin, it in turn powers down the ALD500R to save power during non-active period. At the same time, the crystal oscillator circuit of the ALD521D is also stopped to conserve power consumption. In power down mode the current consumption of the ALD521D and the ALD500R is less than 28 μ A. To start and power up the ALD521D again, simply put a logical 0 on PWRUP. An external microcontroller can therefore use this pin to control the ALD521D power-on

status. If power down feature is not used, then the \overline{PWRUP} pin must be grounded to leave the ALD521D in continuously power-on mode.

Chip Select (\overline{CS}) enable selection of the ALD521D controller when this pin is at logical 0 (\overline{CS} Input = GND). When not selected, when the \overline{CS} pin is at logical 1, the ALD521D places the \overline{DV} , DOUT and SCLK pins in high impedance mode. Multiple ALD521D devices can have these three pins wired in parallel to a same external controller. When data is required from a specific ALD521D, it is selected by having its \overline{CS} pin set at logical 0 state. The external controller can send CS to only one ALD521D during each conversion cycle. The \overline{CS} must be valid for the duration of at least one complete conversion cycle in order for the measurement data to be valid. From an external controller, \overline{CS} can be generated by a latched output pin.

SELECTING INTEGRATION TIME

For maximum 50/60 cycle line power noise rejection, Integration time t_{INT} must be picked as a multiple of the period of line power frequency. For example, t_{INT} times of 16.667 msec, 33.333 msec, 66.667 msec, 100 msec, 200 msec and 300 msec maximize 60 Hz line power noise rejection; and 20 msec, 50 msec, 100 msec, 200 msec and 300 msec maximize 50 Hz line power noise rejection. In general, the longer the integration time, the better the noise rejection of the line power noise, but it also takes longer to complete a conversion cycle. A default recommended integration time of 100 msec offer the best tradeoff between noise performance, conversion time and 50/60 cycle line power noise rejection. The 100 msec integration time also offers the benefit of being universally optimal for both 50 cycle line power noise rejection and 60 cycle line power noise rejection.

ALD521D PIN CONFIGURATION FOR DIFFERENT INTEGRATION TIMES

SELECTIONS PINS	S1 [18]	S2 [1]	S3 [2]	INTEGRATION TIME	APPROXIMATE CONVERSION/SECOND	NUMBER OF AC CYCLES
	0	0	0	16.667ms	15	1
	0	0	1	33.333ms	8	2
	0	1	0	50.000ms	5	3
	0	1	1	66.667ms	4	4
	1	0	0	100.000 ms	3	6
	1	0	1	166.667 ms	2	10
	1	1	0	200.000 ms	1	12
	1	1	1	300.000 ms	1	18

Note: "0" = GND; "1" = V+

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V⁺ _____ +7.0V
 Differential input voltage range _____ -0.3V to V⁺ +0.3V
 Power dissipation _____ 600 mW
 Operating temperature range PD, SD package _____ 0°C to +70°C
 Storage temperature range _____ -65°C to +150°C
 Lead temperature, 10 seconds _____ +260°C

OPERATING ELECTRICAL CHARACTERISTICS

T_A = 25°C V⁺ = +5V unless otherwise specified

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Supply Operating Voltage Range Supply Current	V ⁺ I _{DD}	3	5 4.0	5.5 6.8	V mA	
Input Characteristics Low Input Voltage High Input Voltage Input Leakage Current	V _{IL} V _{IH} I _{IL}	-0.3 3.5 -10		1.0 5.3 10	V V μA	
Output Characteristics Low Output Voltage High Output Voltage C _L = 10pF. Rise/Fall Times	V _{OL} V _{OH} t _R , t _F	3.6	0.2 4.8 25	0.8	V V nsec	
Oscillator (OSC _{IN} , OSC _{OUT}) Crystal Frequency External Frequency (OSC _{IN})	f _{XTL} f _{OSC}		3.6864	4.0 4.0	MHz MHz	
Timing Characteristics Power Up Delay Time Chip Select Setup Time ¹ Chip Select Delay Time ¹ Data Valid Setup Time Data Valid Time Out Time Data Out Time Serial Clock Low Time Data Not Valid Time Integration Time ² Integrator ZERO Time Autozero Time	t _{PU} t _{CS} t _{CD} t _{DV} t _{TO} t _{DOUT} t _{SC} t _{DNV} t _{INT} t _{INTZ} t _{AZ}	1.1 1	36 15 2 t _{INT}	5.5 500 25 300	msec μsec Conv. Cycle μsec msec nsec μsec μsec msec msec msec	

¹ Chip Select Delay time (t_{CD}) may be as short as 7 μsec, if start of auto zero phase cycle time could be determined. For asynchronous operation, t_{CD} must be for a minimum of one complete conversion cycle to assure synchronization to start of auto zero phase cycle time.

² These are typical practical limits for Integration time. Lower Integration time than the minimum allows more conversion cycles per second at reduced count resolution. Higher Integration time increases count resolution, but requires increased capacitor value and lowered number of conversion cycles per second. Deintegration time depends on selection of full scale input range, integration capacitor value and voltage reference.

³ ESD Sensitive Device. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to device and may affect device reliability.

SERIAL DATA TRANSFER

The ALD521D has an internal 23 bit binary counter that can be clocked out serially at the end of an analog conversion cycle, or conversion, in an asynchronous handshake mode with an external processor. The ALD521D also determines the sign bit for the ALD500R where a logic 1 is a positive sign and a logic 0 is a negative sign. This sign bit is the 24th bit being sent out by the ALD521D.

At the end of each conversion, the ALD521D transmits a 24 bit serial word which requires an external processor to send in 24 serial clock pulses. This 24 bit serial word consists of content from the 23 bit binary counter with MSB as the first bit, LSB the 23rd bit, followed by a sign bit as the last bit. A transition of \overline{DV} from a high to low state signals a completed conversion and readiness for the start of the serial data transfer.

During a conversion, the ALD521D maintains \overline{DV} in a high or logic 1 state. When it completes a conversion, the ALD521D sets the \overline{DV} to low. Simultaneously, the ALD521D puts the first bit of the 24 bit binary word (MSB bit) on D_{out} . For this first serial bit out, an external processor has a maximum of 5.5 msec to read the data on D_{out} and send a serial clock pulse back to the ALD521D. This serial clock consists of a high to low transition followed by a low to high transition on \overline{SCLK} . When the ALD521D receives an external serial clock on \overline{SCLK} , it resets the \overline{DV} to a high logic 1 state. In addition, it internally clocks the next serial bit onto D_{out} and sets the \overline{DV} to a low state again.

Similarly, the ALD521D asynchronously transfers the remainder of the 24 bit serial word to the external processor. When all 24 serial bits have been clocked out, the ALD521D resets the \overline{DV} to a high state, and starts the integration phase of the conversion. It keeps \overline{DV} high for the remainder four phases of the conversion cycle.


For an external processor to interface to the ALD521D, it needs a minimum of 2 input pins and one output pin dedicated for the task. The ALD521D has \overline{DV} (data valid), and D_{out} (data out) as outputs and \overline{SCLK} (serial input clock) as input. The external processor can use either an interrupt or data input for the interface to \overline{DV} . After the ALD521D sends the first \overline{DV} high to low transition, it waits for a maximum of 5.5 milliseconds for an external serial clock at the \overline{SCLK} input. If an external serial clock is not received during that time, the ALD521D times out internally, sets the \overline{DV} to a high state, and starts a new conversion. For example, if a conversion cycle is equal to 200 msec., \overline{DV} will not be valid until 200 msec. later. The external processor can read \overline{DV} as an interrupt to begin clocking the 24 bit data. The external processor can also sample \overline{DV} as a data input or it can synchronize to the A and B outputs of the ALD521D to determine when the next serial word becomes available.

INTERFACE TO ALD500R

The ALD521D has A and B outputs that control the four conversion phases of the ALD500/ALD500R and has C_{out} as an input from the ALD500/ALD500R. Note that C_{out} of the ALD500/ALD500R must be connected to pin 3 and pin 8 of the ALD521D.

ALD521D TIMING DIAGRAM

ALD521D TIMING DIAGRAM (Not to Scale)



ALD521D TYPICAL APPLICATION

