

plerow[™] ALN1954

Internally Matched LNA Module

Features

- · S₂₁ = 26.65 dB @ 1920 MHz = 26.35 dB @ 1980 MHz
- · NF of 0.65 dB over Frequency
- · Unconditionally Stable
- Single 5V Supply
- High OIP3 @ Low Current

Description

The plerow[™] ALN-series is the compactly designed surface-mount module for the use of the LNA with or without the following gain blocks in the infrastructure equipment of the mobile wireless (CDMA, GSM, PCS, PHS, WCDMA, DMB, WLAN, WiBro, WiMAX), GPS, satellite communication terminals, CATV and so on. It has an exceptional performance of low noise figure, high gain, high OIP3, and low bias current. The stability factor is always kept more than unity over the application band in order to ensure its unconditionally stable implementation to the application system environment. The surface-mount module package including the completed matching circuit and other components necessary just in case allows very simple and convenient implementation onto the system board in mass production level.






Specifications (in Production)

Typ. @ T = 25°C, V_s = 5 V, Freq. = 1950 MHz, $Z_{o.sys}$ = 50 ohm

Parameter	Unit	Specifications		
		Min	Тур	Max
Frequency Range	MHz	1920		1980
Gain	dB	25.5	26.5	
Gain Flatness	dB		± 0.15	± 0.2
Noise Figure	dB		0.65	0.7
Output IP3	dBm	38.5	39.5	
S11 / S22	dB			-18 / -18
Output P1dB	dBm	19	20	
Switching Time (3)	μsec		-	
Supply Current	mA		160	180
Supply Voltage	V	5		
Impedance	Ω	50		
Max. RF Input Power	dBm	C.W 29 ~ 31 (before fail)		
Package Type & Size	mm	Surface Mount Type, 13Wx13Lx3.8H		



2-stage Single Type

More Information

Website: www.asb.co.kr E-mail: sales@asb.co.kr


Tel: (82) 42-528-7223 Fax: (82) 42-528-7222

ASB Inc., 4th Fl. Venture Town Bldg., 367-17 Goijeong-Dong, Seo-Gu, Daejon 302-716, Korea

Operating temperature is -40°C to +85°C.

1) OIP3 is measured with two tones at an output power of 7 dBm / tone separated by 1 MHz.
2) S11/S22 (max) is the worst value within the frequency band.
3) Switching time means the time that takes for output power to get stabilized to its final level after switching DC voltage from 0 V to V_S.

Outline Drawing (Unit: mm)



Pin Number	Function	
3	RF In	
8	RF Out	
10	Vs	
Others	Ground	

Note: 1. The number and size of ground via holes in a circuit board is critical for thermal RF grounding considerations.

2. We recommend that the ground via holes be placed on the bottom of all ground pins for better RF and thermal performance, as shown in the drawing at the left side.

April 2009



40

30

20

0

-10

-20

-30 -40

-50

-60

0


1000

[dB] 10

S - Parameter

plerow[™] ALN1954

Internally Matched LNA Module



S-parameters & K Factor

S21

S22


S11

Ş12


3000

4000

2000



Noise Figure




OIP3

Ch Freq Intermod (TOI)	1.95 GHz		Trig Free
-0. 000 0. 000	Atten 32 dB		
Center 1.950 000 GH: Res BW 47 kHz	z VBW 47	' kHz	Span 5 MHz Sweep 8.64 ms
TOI (Worst Case TOI lower TOI upper	 1.949 GHz 1.949 GHz 1.952 GHz 	39.87 dBm 39.87 dBm 41.14 dBm	

0.594 dB 0.617 dB 0.599 dB 26.942 de 26.931 de 26.654 de ő Span 120.00 MHz Loss Off Corr Points 51 Att 0/-- dB


P1dB



April 2009



Application Circuit



- The tantal or MLC (Multi Layer Ceramic) capacitor is optional and for bypassing the AC noise introduced from the DC supply. The capacitance value may be determined by customer's DC supply status. The capacitor should be placed as close as possible to V_s pin and be connected directly to the ground plane for the best electrical performance.
- 2) DC blocking capacitors are always necessarily placed at the input and output port for allowing only the RF signal to pass and blocking the DC component in the signal. The DC blocking capacitors are included inside the ALN module. Therefore, C1 & C2 capacitors may not be necessary, but can be added just in case that the customer wants. The value of C1 & C2 is determined by considering the application frequency.

260°C Ramp-up (3°C/sec) 200°C 200°C 150°C

60~180 sec

Recommended Soldering Reflow Process

Evaluation Board Layout

