

# SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM-240320GTNQW-00H
APPROVED BY	
DATE	

Approved For Specifications

□ Approved For Specifications & Sample

AMPIRE CO., LTD.

2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221, Taiwan (R.O.C.)台北縣汐止市新台五路一段88號2樓(東方科學園區D棟) TEL:886-2-26967269, FAX:886-2-86967196 or 26967270

APPROVED BY	CHECKED BY	ORGANIZED BY

# RECORD OF REVISION

Revision Date	Page	Contents	Editor
2010/12/27	-	New Release	Kevin

## 1 Features

LCD 2.8 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments.

(1) Construction: 2.8" a-Si color TFT-LCD, White LED Backlight and FPCB.

- (2) Main LCD : 2.1 Amorphous-TFT 2.8 inch display, transmissive, Normally black type (MVA).
  - 2.2 240(RGB) X 320 dots Matrix, 1/320 Duty.
  - 2.3 Narrow-contact ledge technique.
  - 2.4 Main LCD Driver IC: HX8347-D
  - 2.5 262K: Red-6bit, Green-6bit, Blue-6bit (18-bit interface)
- (3) Low cross talk by frame rate modulation
- (4) Direct data display with display RAM
- (5) Partial display function: You can save power by limiting the display space.
- (6) Interface: MPU and RGB Interface. (Select by H/W Jumper). Default : SPI

	JP0(IM	0)	JP1(IM	JP1(IM1)		JP2(IM2)		3)	Remark
Interface mode	R1(H)	R2(L)	R3(H)	R4(L)	R5(H)	R6(L)	R7(H)	R8(L)	
80-16BIT Type I	NC	0R	NC	0R	NC	0R	NC	0R	
80-8BIT Type I	0R	NC	NC	0R	NC	0R	NC	0R	
80-16BIT Type II	NC	0R	0R	NC	NC	0R	NC	0R	
80-8BIT Type II	0R	NC	0R	NC	NC	0R	NC	0R	
3-wire SPI	NC	0R	NC	0R	0R	NC	NC	0R	Default
4-wire SPI	-	-	0R	NC	0R	NC	NC	0R	
80-18BIT Type I	NC	0R	NC	0R	NC	0R	0R	NC	
80-9BIT Type I	0R	NC	NC	0R	NC	0R	0R	NC	
80-18BIT Type II	NC	0R	0R	NC	NC	0R	0R	NC	
80-9BIT Type II	0R	NC	0R	NC	NC	0R	0R	NC	

(7) Abundant command functions:

Area scroll function

Display direction switching function

Power saving function

Electric volume control function: you are able to program the temperature compensation function.

### 2 Mechanical specifications

### Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 49.0 (W) x 108.2 (H) x 4.2 (T)	mm
Main	Pixel size	0.18 (W) x 0.18 (H)	mm
LCD	Active area	43.2 (W) x 57.6 (H)	mm
	Number of Pixels	240(H)x320(V) pixels	mm
	Weight	TBD	g

\*1. This specification is about External shape on shipment from AMPIRE.

### 3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VDD – GND	-0.3	+3.3	V	
Power voltage	LED A – LED K	-0.5	13.6V	V	Serial
Input voltage	VIN	-0.5	VDD	V	

### 3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +80 °C Min30 °C	Note 1: Non-condensing
Operating temperature	Max. +70 °C Min20 °C	Note 1: Non-condensing

Note 1 : Ta  $\leq$  +40 °C · · · Max.85%RH

Ta>+40  $^{o}C$  · · · The max. humidity should not exceed the humidity with 40  $^{o}C$  85%RH.

# 4 Electrical specifications

4-1 Electrical	characteristics of	f LCM
----------------	--------------------	-------

(V<sub>DD</sub>=3.0V, Ta=25 °C)


				•	66	,
Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	$V_{DD}$		2.6	2.8	3.3	V
High-level input voltage	V <sub>IHC</sub>		0.8		$V_{DD}$	V
Low-level input voltage	V <sub>ILC</sub>		-0.3		$0.2V_{DD}$	V
Consumption current of VDD	I <sub>DD</sub>	LED OFF	-	T.B.D	-	mA
Consumption current of LED	I <sub>LED_ON</sub>	V <sub>LED</sub> =3.3V	-	60	80	mA

※ 1. 1/320 duty.

4-2 LED back light specificat	ion
-------------------------------	-----

			0			
Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	V <sub>f</sub>		-	9.6	-	V
Forward current	l <sub>f</sub>			30		mA
Power Consumption	P <sub>BL</sub>	I <sub>f</sub> =30mA	-	288	-	mW
Uniformity (with L/G)	-	l <sub>f</sub> =30mA	70%*1	-	-	
Luminous color	White					

Bare LED measure position:



\*1 Uniformity (LT):  $\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$ 

# 5 Main LCD


### 5-1 Optical characteristics

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C		15	25	ms	θ=0 °° ,φ=0 °
time	Tf	25 °C		20	30	1115	(Note 2)
Contrast ratio	CR	25 °C	-	450	-	-	θ=0 <sup>°</sup> , φ=0 <sup>°</sup> LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	-	4.7	-	%	
Visual angle range front and rear	θ	25 °C	(θf) 80 (θb) 80		De- gree	φ= 0°, CR≧10 LED:ON LIGHT:OFF (Note 3)	
Visual angle range left and right	θ	25°C		(θΙ) 80 (θr) 80		De- gree	φ=90°, CR≧10 LED:ON LIGHT:OFF (Note 3)
Brightness				280		Cd/ m2	$I_F$ =20mA, Full White pattern


(1/320 Duty in case except as specified elsewhere  $Ta = 25^{\circ}C$ )

### 5-2 CIE (x, y) chromaticity (1/320 Duty Ta = $25^{\circ}$ C)


Item	Symbol	Т	ransmissiv	e	Conditions
literin	Cymbol	Min.	Тур.	Max.	Conditionio
Red	Х	TBD	TBD	TBD	θ=0°,φ=0°
Reu	Y	TBD	TBD	TBD	<i></i>
Green	Х	TBD	TBD	TBD	θ=0°,φ=0°
Oreen	Y	TBD	TBD	TBD	
Blue	Х	TBD	TBD	TBD	θ=0°,φ=0°
Diue	Y	TBD	TBD	TBD	<i>/</i> <b> </b>
White	Х	TBD	TBD	TBD	θ=0°,φ=0°
vville	Y	TBD	TBD	TBD	, T -




**NOTE 2: Response tome definition** 



### NOTE 3: $\phi \cdot \theta$ definition








Contrast Ratio : Cr=A/B


**NOTE 5: Visual angle direction priority** 



# 6 Block Diagram

### Block diagram (Main LCD)

Display format:A-Si TFT transmissive, Normally black type (MVA).Display composition:240 x RGB x 320 dotsLCD Driver :HX8347-D




# 7 Interface specifications

Pin No.	Terminal	Functions
1	NC	No Connection
2	NC	No Connection
3	ADJ	For LED Driver IC Dimming; Keep Hi for LED ON.
4	VLED	Power supply for LED Driver IC circuit.
5	NC	No Connection
6	NC	No Connection
7	NC	No Connection
8	NC	No Connection
9	GND	GND-terminal
10	DB0	
11	DB1	
12	DB2	Mode IM[3:0] PD Pin in use
13	DB3	MCU 18-bit Type I 1000 PD [17:0]
14	DB4	MCU 16-bit Type I         0000         PD [15:10]           MCU 9-bit Type I         1001         PD [8:0]
15	DB5	MCU 8-bit Type I 0001 PD [7:0]
16	DB6	MCU 18-bit Type II 1010 PD [17:0]
17	DB7	MCU 16-bit Type II         0010         PD [17:10], DB[8:1]           MCU 9-bit Type II         1011         PD [17:9]
18	DB8	MCU 8-bit Type II 0011 PD [17:10]
19	DB9	SDI, SDO, SCL
20	DB10	Serial Mode/Digital 0101 R[5:0]=PD[17:12]
21	DB11	RGB Interface Mode         G[5:0]=PD[11:6]           B[5:0]=PD[5:0]
22	DB12	
23	DB13	
24	DB14	
25	DB15	
26	DB16	
27	DB17	
28	SDI	Serial bus interface data input pin.
29	WR/SDL	Write enable signal/Serial bus interface clock input pin.
30	/RD	Read enable signal.
31	/RESET	Reset pin.Must be reset the chop after power being supplied.
32	DE	A data ENABLE signal in RGB I/F mode.
33	GND	GND-terminal.
34	DCLK	Dot clock signal in RGB I/F mode.
35	GND	GND-terminal.
36	HSYNC	Line synchronizing signal in RGB I/F mode.
37	VSYNC	Frame synchronizing signal in RGB I/F mode.
38	/CS	Chip select signal.
39	RS	Command/display Data Selection.
40	VCC	Power supply for Step-up circuit.

### 7-1 Parallel bus system interface


The input / output data from data pins (DB17-0) and signal operation of the I80 series parallel bus interface are listed as below.

Operations	WR/SCL	/RD	RS
Writes Indexes into IR	0	1	0
Reads internal status	1	0	0
Writes command into register or data into GRAM	0	1	1
Reads command from register or data from GRAM	1	0	1




Write to register

## Write to the graphic RAM



# Read to the graphic RAM



# 7-2 MCU data color coding

### MCU Data Color Coding for RAM data Write

Register	DB17	<b>DB16</b>	<b>DB15</b>	<b>DB14</b>	DB13	<b>DB12</b>	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	Х	Х	Х	X	х	X	X	X	×	х	0	0	1	0	0	0	1	0	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	Color
	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	R3	R2	R1	RO	G3	G2	G1	G0	4K-Color
03h	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	<b>B</b> 3	B2	B1	BO	R3	R2	R1	RO	
	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	G3	G2	G1	G0	B3	B2	B1	BO	
05h	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R4	R3	R2	R1	RO	G5	G4	G3	65K-Color
0311	Х	х	х	X	х	×	Х	х	Х	х	G2	G1	G0	B4	B3	B2	B1	BO	(1-pixel/ 2-bytes
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	RO	х	X	
06h	×	X	X	X	X	×	X	X	х	×	G5	G4	G3	G2	G1	G0	х	×	262K-Color (1-pixel/3bytes)
	x	X	X	X	X	X	Х	X	Х	X	B5	B4	B3	B2	B1	BO	х	(1-pixel/ 3b)	(1-pixel/ obytes)

- Parallel 8-Bit Bus Interface typel (IM3,IM2,IM1,IM0="0001")

Table 5.3 8-bit parallel interface type I GRAM write table

#### - Parallel 16-Bit Bus Interface typel (IM3,IM2,IM1,IM0="0000")

Register	DB17	<b>DB16</b>	<b>DB15</b>	DB14	DB13	<b>DB12</b>	<b>DB11</b>	<b>DB10</b>	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	×	Х	Х	х	X	×	×	X	Х	Х	0	0	1	0	0	0	1	0	22H
17H	DB17	<b>DB16</b>	<b>DB15</b>	DB14	DB13	DB12	<b>DB11</b>	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
03h							R3	R2	R1	RO	G3	G2	G1	G0	B3	B2	B1	B0	4K-Color
05h	Х	Х	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	G0	B5	B4	<b>B</b> 3	B2	B1	65K-Color
	×	Х	R5	R4	R3	R2	R1	RO	х	х	G5	G4	G3	G2	G1	G0	х	х	262K-Color
06h	×	Х	B5	B4	B3	B2	B1	BO	х	х	R5	R4	R3	R2	R1	RO	х	х	(2-pixels/ 3bytes)
	Х	х	G5	G4	G3	G2	G1	GO	x	х	B5	B4	B3	B2	B1	BO	х	х	
07h	X	Х	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	262K-Color (16+2
UNI	X	X	х	X	X	X	x	x	х	х	х	X	X	х	Х	х	B1	BO	20211-00101 (10+2

Table 5.4 16-bit parallel interface type I GRAM write table

#### - Parallel 9-Bit Bus Interface typel (IM3,IM2,IM1,IM0="1001")

DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
Х	X	Х	X	х	Х	X	Х	Х	X	0	0	1	0	0	0	1	0	22H
DB17	DB16	DB15	DB14	DB13	<b>DB12</b>	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
Х	X	X	X	Х	Х	Х	X	х	R5	R4	R3	R2	R1	RO	G5	G4	G3	262K-Color
×	X	х	X	X	X	х	X	х	G2	G1	GO	B5	B4	B3	B2	B1	BO	(1-pixels/ 2bytes)
	×	× ×	X X X									x x x x x x x x x x <b>x  x R5 </b> R4 <b>R3</b>	x         x         x         x         x         x         x         x         x         x         x         x         x         0         0         1           DB17         DB16         DB15         DB14         DB13         DB12         DB11         DB10         DB9         DB8         DB7         DB6         DB5           x	x         x	x         x	x         x         x         x         x         x         x         x         x         0         0         1         0         0         0           DB17         DB16         DB15         DB14         DB13         DB12         DB11         DB10         DB9         DB8         DB7         DB6         DB5         DB4         DB3         DB2           x         x         x         x         x         x         x         R3         R2         R1         R0         G5	x         x	x         x         x         x         x         x         x         x         0         1         0         0         1         0           DB17         DB16         DB15         DB14         DB13         DB12         DB11         DB10         DB9         DB8         DB7         DB6         DB5         DB4         DB3         DB2         DB1         DB0           x </th

Table 5.5 9-bit parallel interface type I GRAM write table

#### - Parallel 18-Bit Bus Interface typel (IM3,IM2,IM1,IM0="1000")

Register	<b>DB17</b>	<b>DB16</b>	<b>DB15</b>	<b>DB14</b>	DB13	<b>DB12</b>	<b>DB11</b>	<b>DB10</b>	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
Command	х	x	х	x	х	x	x	х	х	x	0	0	1	0	0	0	1	0	22H
17H	DB17	DB16	<b>DB15</b>	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
06h	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	GO	B5	<b>B</b> 4	B3	B2	B1	BO	262K-Color

Table 5.6 18-bit parallel interface type I GRAM write table

#### - Parallel 8-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="0011")

Register	<b>DB17</b>	<b>DB16</b>	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	0	0	1	0	0	0	1	0	X	Х	х	x	Х	Х	Х	Х	Х	Х	22H
17H	<b>DB17</b>	DB16	DB15	DB14	DB13	DB12	<b>DB11</b>	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
	R3	R2	R1	RO	G3	G2	G1	G0	X	×	x	x	х	х	х	х	X	х	Alk Oalas
03h	B3	B2	B1	B0	R3	R2	R1	RO	Х	х	х	Х	х	х	Х	X	Х	х	4K-Color (2-pixels/ 3-bytes)
	G3	G2	G1	GO	B3	B2	B1	BO	X	X	x	X	Х	х	X	Х	Х	Х	(2-pixels/ 3-bytes)
05h	R4	R3	R2	R1	RO	G5	G4	G3	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	65K-Color
0511	G2	G1	G0	B4	B3	B2	B1	BO	×	×	x	x	X	X	X	х	х	х	(1-pixel/ 2-bytes)
	R5	R4	R3	R2	R1	RO	х	X	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	00014 0-1
06h	G5	G4	G3	G2	G1	G0	x	X	×	х	x	x	X	X	Х	х	Х	X	262K-Color
	B5	B4	B3	B2	B1	BO	х	x	X	X	х	X	х	X	X	х	х	× (1-pixel/ 3byte	(1-pixel/ obytes)

Table 5.7 8-bit parallel interface type II GRAM write table

#### - Parallel 16-Bit Bus Interface typell (IM3,IM2,IM1,IM0="0010")

Register	<b>DB17</b>	<b>DB16</b>	DB15	DB14	DB13	DB12	<b>DB11</b>	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command									Х	0	0	1	0	0	0	1	0	×	22H
17H	<b>DB17</b>	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	Color
03h	X	х	X	x	R3	R2	R1	RO	x	G3	G2	G1	GO	B3	B2	B1	BO	х	4K-Color
05h	R4	R3	R2	R1	RO	G5	G4	G3	х	G2	G1	G0	B4	B3	B2	B1	BO	х	65K-Color
	R5	R4	R3	R2	R1	RO	х	X	х	G5	G4	G3	G2	G1	GO	х	х	х	0001/ 0-1
06h	B5	B4	B3	B2	B1	BO	х	x	х	R5	R4	R3	R2	R1	RO	х	x	х	262K-Color (2-pixels/ 3bytes)
	G5	G4	G3	G2	G1	GO	х	x	х	B5	B4	B3	B2	B1	BO	x	x	х	(2-pixels/ obytes)
07h	R5	R4	R3	R2	R1	RO	G5	G4	х	G3	G2	G1	G0	B5	B4	B3	B2	х	262K-Color (16+2
0/11	B1	BO	x	x	x	x	x	x	x	х	x	x	x			x	X	x	2021-00101 (10+2

Table 5.8 16-bit parallel interface type II GRAM write set table

- Parallel 9-Bit Bus Interface typell (IM3,IM2,IM1,IM0="1011")

i araner e	0				.) P					0		1.11	0						
Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Register
Command	0	0	1	0	0	0	1	0	х	х	х	x	x	х	X	x	х	х	22H
17H	D8	D7	D6	D5	D4	D3	D2	D1	DO	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
06h	R5	R4	R3	R2	R1	RO	G5	G4	G3	х	X	X	X	х	X	X	X	X	262K-Color
0011	G2	G1	G0	B5	B4	B3	B2	B1	BO	х	x	x	x	x	x	x	x	x	(1-pixel/ 2bytes)
				-	_	_			_	_		_		_	-		_	_	

Table 5.9 9-bit parallel interface set type II GRAM write table

#### - Parallel 18-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="1010")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	<b>DB10</b>	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
Command	Х	x	х	х	х	х	х	x	х	0	0	1	0	0	0	1	0	х	22H
17H	DB17	<b>DB16</b>	DB15	DB14	DB13	<b>DB12</b>	<b>DB11</b>	<b>DB10</b>	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
06h	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	GO	B5	B4	B3	B2	B1	BO	262K-Color

Table 5.10 18-bit parallel interface type II GRAM write set table

### 7-3 80-system 18-bit interface

The I80-system 18-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins "IM3, IM2, IM1, IM0" pins to "1000". And the I80-system 18-bit parallel bus interface **type II** in

command-parameter interface mode can be used by setting ""IM3, IM2, IM1, and IM0"pins to "1010". Figure 5.3 is the example of interface with I80 microcomputer system interface.




Figure 5.4 Input data bus and GRAM data mapping in 18-bit bus system interface with 18-bit-data Input ("IM3, IM2, IM1, IM"="1010" or "1000")

# 7-4 80-system 16-bit interface

The I80-system 16-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins ""IM3, IM2, IM1, IM0" pins to "0000". And I80-system 16-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting ""IM3, IM2, IM1, IM0" pins to "0010". Figure 5.5 is the example of type I interface with I80 microcomputer system interface. And Figure 5.6 is the example of type II interface with I80 microcomputer system interface.







Figure 5.6 Example of I80 system 16-bit parallel bus interface type II



65,536 Colors are avaliable





65,536 Colors are avaliable

Figure 5.8 Input data bus and GRAM data mapping in 16-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0000")




Figure 5.9 Input data bus and GRAM data mapping in 16-bit bus system interface with 18 bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0000")







Figure 5.10 Input data bus and GRAM data mapping in 16-bit bus system interface with 18(16+2) bit-data input (R17H=07h and "IM3, IM2, IM1, IM0"="0000")





65,536 Colors are avaliable








65,536 Colors are avaliable











### 7-5 9-bit parallel bus system interface

The I80-system 9-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins ""IM3, IM2, IM1, IM0" pins to "1001". And I80-system 9-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting ""IM3, IM2, IM1, IM0" pins to "1011". Figure 5.15 is the example of type I interface with I80 microcomputer system interface. And Figure 5.16 is the example of type II interface with I80 microcomputer system interface.




Figure 5.15 Example of I80 system 9-bit parallel bus interface type I




Figure 5.16 Example of I80 system 9-bit parallel bus interface type II




Figure 5.17 Input data bus and GRAM data mapping in 9-bit bus system interface with 18-bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="1001")






Figure 5.18 Input data bus and GRAM data mapping in 9-bit bus system interface with 18-bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="1011")

### 7-6 8-bit Parallel Bus System Interface

The I80-system 8-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins ""IM3, IM2, IM1, IM0" pins to "0001". And I80-system 8-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting ""IM3, IM2, IM1, IM0" pins to "0011". Figure 5.19 is the example of type I interface with I80 microcomputer system interface. And Figure 5.20 is the example of type II interface with I80 microcomputer system interface.



DATA SHEET Preliminary V01



4,096 Colors are available

Figure 5.24 Input data bus and GRAM data mapping in 8-bit bus system interface with 12-bit-data input (R17H=03h and"IM3, IM2, IM1, IM0"="0011")




Figure 5.25 Input data bus and GRAM data mapping in 8-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0011")




Figure 5.26 Input data bus and GRAM data mapping in 8-bit bus system interface with 18-bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0011")

## 7-7 MCU Data Color Coding for RAM data Read

i aranor e					-21-							,							
Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Command
Command	X	х	X	×	Х	Х	Х	Х	Х	х	0	0	1	0	0	0	1	0	22H
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
Deed	х	х	х	X	X	х	х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Dummy Read
Read Data Format	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	RO	х	х	
Bataronnat	×	х	×	×	×	×	Х	×	х	X	G5	G4	G3	G2	G1	GO	х	х	262K-Color (1-pixel/ 3bytes)
	х	Х	х	Х	х	х	Х	Х	Х	Х	B5	B4	B3	B2	B1	BO	х	х	(1-pixel/ obytes)

- Parallel 8-Bit Bus Interface type I (IM3,IM2,IM1,IM0="0001")

Table 5.11 8-bit parallel interface type I GRAM read table

- Parallel 16-Bit Bus Interface type I (IM3,IM2,IM1,IM0="0000")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Command
Command	Х	Х	X	Х	Х	X	X	Х	X	X	0	0	1	0	0	0	1	0	22H
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
Deed	х	x	х	x	x	x	x	x	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Dummy Read
Read Data Format	Х	X	R5	R4	R3	R2	R1	RO	х	X	G5	G4	G3	G2	G1	G0	х	х	
	Х	×	B5	B4	B3	B2	B1	B0	х	x	R5	R4	R3	R2	R1	RO	х	х	262K-Color (2-pixels/ 3bytes)
	X	Х	G5	G4	G3	G2	G1	GO	x	X	B5	B4	B3	B2	B1	BO	х	х	(2-pixel3/ obytes)

Table 5.12 16-bit parallel interface type I GRAM read table

### - Parallel 9-Bit Bus Interface type I (IM3,IM2,IM1,IM0="1001"))

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Register
Command	Х	×	Х	Х	X	X	Х	Х	X	Х	0	0	1	0	0	0	1	0	22H
1	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
Read	х	X	х	х	x	x	X	x	Х	×	×	X	х	X	X	Х	×	X	Dummy Read
Data Format	Х	Х	Х	Х	Х	X	Х	Х	х	R5	R4	R3	R2	R1	RO	G5	G4	G3	262K-Color
	х	х	х	Х	X	X	X	Х	x	G2	G1	G0	B5	B4	<b>B</b> 3	B2	B1	B0	(1-pixel/ 2bytes)

Table 5.13 9-bit parallel interface type I GRAM read table

#### - Parallel 18-Bit Bus Interface type I (IM3,IM2,IM1,IM0="1000")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Register
Command	х	х	х	х	х	х	х	х	х	х	0	0	1	0	0	0	1	0	22H
Dead	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
Read Data Format	х	х	х	х	х	х	х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Dummy Read
Data i Officiat	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	BO	262K-Color

Table 5.14 18-bit parallel interface type I GRAM read table

- Parallel 8-Bit Bus	Interface type	e II (IM3,	IM2,IM1,IM0="0	011")
----------------------	----------------	------------	----------------	-------

Register	<b>DB17</b>	<b>DB16</b>	<b>DB15</b>	<b>DB14</b>	<b>DB13</b>	<b>DB12</b>	DB11	<b>DB10</b>	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	0	0	1	0	0	0	1	0	Х	Х	х	х	Х	Х	Х	Х	Х	Х	22H
Read Data Format	<b>DB17</b>	<b>DB16</b>	DB15	DB14	DB13	<b>DB12</b>	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
	х	X	х	х	x	x	x	X	Х	х	Х	Х	х	Х	Х	Х	Х	Х	Dummy Read
	R5	R4	R3	R2	R1	RO	х	х		1									00014 0 1
	G5	G4	G3	G2	G1	G0	x	x	х	х	х	x	X	х	х	х	Х	X	262K-Color (1-pixel/ 3bytes)
	B5	B4	B3	B2	B1	BO	х	x	X	X	х	X	X	х	Х	Х	х	х	(1-pixel/ Suyles)

Table 5.15 8-bit parallel interface type II GRAM read table

- Parallel 16-Bit Bus Interface type II (IM3,IM2,IM1,IM0="0010")

Register	<b>DB17</b>	DB16	<b>DB15</b>	DB14	DB13	<b>DB12</b>	<b>DB11</b>	<b>DB10</b>	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	х	X	х	X	x	x	x	x	X	0	0	1	0	0	0	1	0	Х	22H
	DB17	DB16	<b>DB15</b>	DB14	DB13	<b>DB12</b>	<b>DB11</b>	<b>DB10</b>	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
Dead		x	х	x	x	x	x	х	×		х	х	х	x	х	х	х	Х	Dummy Read
Read Data Format	R5	R4	R3	R2	R1	R0	х	x	Х	G5	G4	G3	G2	G1	G0	х	х	Х	
Data i offici	B5	B4	B3	B2	B1	BO	х	x	×	R5	R4	R3	R2	R1	RO	х	х	х	262K-Color (2-pixels/ 3bytes)
	G5	G4	G3	G2	G1	G0	x	x	×	B5	B4	B3	B2	B1	BO	х	x	х	(z-pixels/ obytes)

Table 5.16 16-bit parallel interface type II GRAM read table

<sup>-</sup> Parallel 9-Bit Bus Interface type II (IM3,IM2,IM1,IM0="1011")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Register
Command	0	0	1	0	0	0	1	0	Х	×	X	X	×	X	X	Х	X	Х	22H
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
Read	х	x	х	X	x	x	x	x	X	×	X	Х	х	Х	Х	Х	Х	Х	Dummy Read
Data Format	R5	R4	R3	R2	R1	RO	G5	G4	G3	х	Х	X	Х	х	Х	Х	X	Х	262K-Color
	G2	G1	GO	B5	B4	B3	B2	B1	BO	х	X	X	х	х	х	х	X	х	(1-pixel/ 2bytes)

Table 5.17 9-bit parallel interface type II GRAM read table

<sup>-</sup> Parallel 18-Bit Bus Interface type II (IM3,IM2,IM1,IM0="1010")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Register
Command	х	x	х	х	x	х	X	X	x	0	0	1	0	0	0	1	0	Х	22H
Read	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
Read Data Format	х	X	х	х	х	X	X	X	Х	Х	Х	Х	X	Х	X	X	Х	Х	Dummy Read
Data i onnat	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	GO	B5	B4	B3	B2	B1	BO	262K-Color

Table 5.18 18-bit parallel interface type II GRAM read table


### 7-8 Serial bus system interface


The HX8347-D supports two kinds of serial bus interface in register-content mode by setting external pins "IM2, IM1" pins to "10" 3-wire serial interface and "IM2, IM1" pins to "11" 4-wire serial interface. The serial bus system interface mode is enabled through the chip select line (/CS), and it is accessed via a control consisting of the serial input data (SDA), and the serial transfer clock signal (WR/SCL).

### 7-8-1 3-wire serial interface

As the chip select signal (NCS) goes low, the start byte needs to be transferred first. The start byte is made up of 6-bit bus device identification code; register select (RS) bit and read/write operation (RW) bit. The five upper bits of 6-bit bus device identification code must be set to "01110", and the least significant bit of the identification code must be set as the external pin IM0 input as "ID".


The seventh bit (RS) of the start byte determines internal index register or register, GRAM accessing. RS must be set to "0" when writing data to the index register or reading the status and it must be set to "1" when writing or reading a command or GRAM data. The read or write operation is selected by the eighth bit (RW) of the start byte. The data is written to the chip when R/W = 0, and read from chip when RW = 1.





### 7-8-2 4-wire serial interface

4-pin serial case, data packet contains just transmission byte and control bit DNC is transferred by DNC pin. If DNC is low, the transmission byte is command byte. If DNC is high, the transmission byte is stored to index register or GRAM. The MSB is transmitted first. The serial interface is initialized when NCS is high. In this state, NWR\_SCL clock pulse or SDA data have no effect. A falling edge on NCS enables the serial interface and indicates the start of data transmission.



## 7-9 RGB Interface

The HX8347-D uses RCM [1:0] ='10' or '11' hardware setting to select RGB interface. After Power on Sequence, the RGB interface is activated. When RCM [1:0] ='10' use VSYNC, HSYNC, DE, DOTCLK, DB17-0 parallel lines for the RGB interface (RGB mode 1). When RCM [1:0] ='11' use VSYNC, HSYNC, DOTCLK, DB17-0 parallel lines for the RGB interface (RGB mode 2).

Pixel clock (DOTCLK) must be running all the time without stopping and it is used to entering VSYNC, HSYNC, DE and DB17-0 lines states when there is a rising edge of the DOTCLK.


In RGB interface mode 1, the valid display data is inputted in pixel unit via DB17-0 according to the high-level('H') of DE signal, and display operations are executed in synchronization with the frame synchronizing signal (VSYNC), line synchronizing signal (HSYNC) and pixel clock (DOTCLK). In RGB interface mode 2, the valid display data is inputted in pixel unit via DB17-0 according to the HBP setting of HSYNC signal, and the VBP setting of VSYNC. In these two RGB interface modes, the input display data is not written to GRAM and is displayed directly.

Vertical synchronization (VSYNC) signal is used to tell when there a new frame of the display is received, and this is negative ('-', '0', low) active. Horizontal synchronization signal (HSYNC) is used to tell when a new line of the frame is received, and this is negative ('-', '0', low) active. Data enable (DE) is used to tell when RGB information is received that should be transferred on the display, and this is positive ('+', '1', high) active. DB17-0 are used to tell what the information of the image is, that is transferred on the display when DE='H'.


DOTCL VSYNC HSYNC DE DB17-0

The pixel clock cycle is described in the following figure.

General timing diagram in RGB interface is as follow.



The image information is correct on the display when the timings are in range on the interface. However, the image information will be incorrect on the display, when timings are out of the range on the RGB interface and the correct image information will be displayed automatically (by the display module) on the next frame (vertical sync.), when there is returned from out of the range to in range RGB interface timings.



All 3 kinds of bus width can be available during RGB interface mode (selected by COLMOD (17H) command for 6-bit, 16-bit and 18-bit data width)

17H	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus width
50h	R4	R3	R2	R1	RO	х	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	BO	х	16-bit data
60h	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	BO	18-bit data
17H	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Bus width
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	RO	х	х	
E0h	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	G5	G4	G3	G2	G1	G0	х	х	6-bit data
	Х	Х	Х	Х	Х	Х	Х	×	Х	Х	B5	B4	B3	B2	B1	BO	х	Х	

Note: (1) When 17H="E0h", 6-bit data width of 3-time transfer is used to transmit 1 pixel data with the 18-bit color depth information.

(2) Only 17H= "50h", "60h", "E0h" are valid on RGB I/F, others are invalid.

### RGB interface mode

RGB I/F Mode	DOTCLK	DE	vs	HS	Video Data bus DB [B:0]	Register for Blanking Porch setting
RGB Mode 1	Used	Used	Used	Used	Used	Not Used
RGB Mode 2	Used	Not Used	Used	Used	Used	Used

There are 2 kinds of RGB mode which is selected by RCM1 & RCM0 hardware pins.

**In RGB Mode 1** (RCM1, RCM0 = "10"), writing data to display is done by DOTCLK and Video Data Bus (DB [17:0]), when DE is high state. The external synchronization signals (DOTCLK, VS and HS) are used for internal display signals. So, controller (host) must always transfer DOTCLK, VS, HS and DE signals to driver.

**In RGB Mode 2** (RCM1, RCM0 = "11"), blanking porch setting of VS and HS signals are defined by R33h and R34h command. DE pin is not used.

### 7-10 Color order on RGB interface


The meaning of the pixel information, when 3 components/pixel (Red, Green and Blue) on RGB interface are used, is describing on the following table:

Pixel Color	R Component	G Component	B Component
Black	All bits are 0	All bits are 0	All bits are 0
Blue	All bits are 0	All bits are 0	All bits are 1
Green	All bits are 0	All bits are 1	All bits are 0
Cyan	All bits are 0	All bits are 1	All bits are 1
Red	All bits are 1	All bits are 0	All bits are 0
Magenta	All bits are 1	All bits are 0	All bits are 1
Yellow	All bits are 1	All bits are 1	All bits are 0
White	All bits are 1	All bits are 1	All bits are 1

Note: There are only defined main colors on this table - Not all gray levels of colors.

# 7-11 RGB data color coding


18-bits/pixel Colors Order on 6-bit Data width RGB Interface (RGB 6-6-6-bit input). There is 1 pixel (3 sub-pixels) per 3 bytes, 262K-colors, 17H="E0h"




Note: (1) The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit7, LSB=Bit0 for Red, Green and Blue data. (3-trandfer data one pixel)

(2) '-' Don't care, but need to set IOVCC or VSSD level.

16-bits/pixel Colors Order on the 16-bits Data width RGB Interface (RGB 5-6-5-bits input). There is 1 pixel (3 sub-pixels) per byte, 65K-colors, 17H="50h"



- Note: (1) The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Green data and MSB=Bit4, LSB=Bit0 for Red and Blue data.
  - (2) '-' Don't care, but need to set IOVCC or VSSD level.



18-bits/pixel Colors Order on the 18-bit Data width RGB Interface (RGB 6-6-bit input). There is 1 pixel (3 sub-pixels) per byte, 262K-colors, 17H="60h"

Note: (1) The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Red, Green and Blue data.

(2) '-' Don't care, but need to set IOVCC or VSSD level.

# 7-12 Instruction List

LCD Driver/Controller IC:HX8347-D

(Hex)	Operation	W/R	Upper Code				Low	er Code			100	Comment
	Code		D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0	
00	Himax ID	R		0	1	0	0	0	1	1	1	-
01	Display Mode control	W/R	-	DP_S TB(0)	DP_STB _S(0)	-	-	SCROL (0)	IDMON (0)	INVON (0)	PTLON (0)	-
02	Column address start 2	W/R	-				SC[15:8] (8	3'b0000_00	000)			-
03	Column address start 1	W/R	•	9 			SC[7:0] (8	'b0000_00	00)			-
04	Column address end 2	W/R	-				EC[15:8] (8	3'b0000_00	000)			-
05	Column address end 1	W/R					EC[7:0] (8	3'b1110_11	11)			-
06	Row address start 2	W/R	-				SP[15:8] (8	3'b0000_00	000)			-
07	Row address start 1	W/R	-				SP[7:0] (8'	b0000_000	000)			2
08	Row address end 2	W/R	-				EP[15:8] (8	3'b0000_00	001)			-
09	Row address end 1	W/R	-				EP[7:0] (8	b0011_11	11)			-
0A	Partial area start row 2	W/R	-			F	PSL[15:8] (	8'b0000_0	000)			-
0B	Partial area start row 1	W/R	-			F	PSL[7:0] (8	'b0000_00	000)			-
0C	Partial area end row 2	W/R	-			F	PEL[15:8] (	8'b0000_0	001)			-
0D	Partial area end	W/R	-				PEL[7:0] (	8'b0011_11	11)			
0E	row 1 Vertical Scroll	W/R	-			-		8'b0000_0	ana ana			
0F	Top fixed area 2 Vertical Scroll	W/R										
10	Top fixed area 1 Vertical Scroll	W/R	-									-
11	height area 2 Vertical Scroll	W/R	-	-								-
12	height area 1 Vertical Scroll	W/R							50			-
13	Button area 2 Vertical Scroll	W/R					35 (2057					-
14	Button area 1 Vertical Scroll	W/R	_ (1					(8'b0000_0				
15	Start address 2 Vertical Scroll	W/R	$\mathcal{G}_{\mathcal{C}}$					8'b0000_0				
234	Start address 1 Memory Access	20	$\rightarrow$			1	1	1	1		1	
16	control	W/R	·	MY(0)	MX(0)	MV(0)	ML(0)	BGR(0)	-	-	-	-
17	COLMOD	W/R	-			0] (4b'0110		-		PF[2:0] (3b'		-
18	OSC Control 2	W/R	-	1/1	PI_RADJ1	[3:0] (3b'00	11)	1	V/P_RADJO	0[3:0](4b'010	OSC_E	-
19	OSC Control 1	W/R		-	-	8 <b>-</b> 3	1.0	8 <del>.</del> 5	-	-	N(0)	
1A	Power Control 1	W/R	-		-	-		-		BT[2:0] (00	1)	-
1B	Power Control 2	W/R		-	-		-	VRH[5:0] (	01_1011)_4			-
1C	Power Control 3	W/R			-	+	-	-		AP[2:0] (01		-
1D	Power Control 4	W/R	-	-	-	I_FS0[2:0]		· ·	-	P_FS0[2:0] ]		-
1E	Power Control 5	W/R	-	-		_FS1[2:0]	1	-		P_FS1[2:0] ] DDVDH_	1	-
1F	Power Control 6 SRAM Write	W/R	•	GASEN(1)	VCOMG(0)		PON(0)	DK(1)	XDK(0)	TRI(0)	STB(1)	-
22	Control	W/R					SRAM V	/rite				-
23	VCOM Control 1	W/R	-				VMF[7:0]	(1000_000	0)			-
24	VCOM Control 2	W/R	-				VMH[7:0	(0111_000	1)			-
25	VCOM Control 3	W/R	-		18	27.8	VML[7:0]	(0010_111	1)			-
26	Display Control 1	W/R			-	-	-		ISC[3	:0](0001)		-
27	Display Control 2	W/R		PT[1	:0](10)	PTV	1:0](10)	-	-	PTG(1)	REF(1)	-
28	Display Control 3	W/R		-	-	GON(1)	DTE(0	) D[1	0] (00)	-	-	-


(Hex)	Operation Code	W/R	Upper Code	Lower Loue								
			D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0	Comment
29	Frame Rate control 1	W/R	-		I/PI_RTN	[3:0](0010)	)		-			
2A	Frame Rate Control 2	W/R	-	I/PI_DIV[1:0](00)				-	- N/P_DIV[1:0](00)			-
2B	Frame Rate Control 3	W/R	-		N/P_DUM[7:0] (8b'0001_1100)							-
2C	Frame Rate Control 4	W/R			I/PI_DUM[7:0] (8b'0001_1100)							
2D	Cycle Control 1	W/R	-	GDON[7:0] (8'b0000_1101)								-
2E	Cycle Control 2	W/R	-		GDOF[7:0] (8'b0111_0000)							
2F	Display inversion	W/R	-	- I/PI_NW[2:0](3b'001) - N/P_NW[2:0] (3b'001)							-	
31	RGB interface control 1	W/R	-	-	-	RCM[1:0](00)						-
32	RGB interface control 2	W/R	121	-	-	-	-	DPL (0)	HSPL (0)	VSPL (0)	EPL (0)	2
33	RGB interface control 3	W/R	-	HBP[7:0]								Ξ
34	RGB interface control 4	W/R	-	HBF	HBP[9:8] VBP[5:0]							-
36	Panel Characteristic	W/R	-	-	-	-	-	SS_P anel	GS_Pan el	REV_Pa nel	BGR_P anel	-
38	OTP Control 1	W/R		OTP_P	PTM[1:0]	OTP_VA	RDJ[1:0]	OTP_ POR	OTP_O TPEN	OTP_PP ROG	OTP_P WE	-
39	OTP Control 2	W/R		-	-	-	-	-	OTP_Y A2	OTP_YA1	OTP_Y A0	-
ЗA	OTP Control 3	W/R	-	-	-	-	OTP_X A4	OTP_ XA3	OTP_X A2	OTP_XA1	OTP_XA0	2
3C	CABC Control 1	W/R	-		1	DBV[7:0](8'h00)						-
3D	CABC Control 2	W/R	-	-	-	BCTRL (0)	0)	DD (0)	BL (0)	Κ.	-	-
3E	CABC Control 3	W/R	-	-	-	2	V.	R	Ů	C1 (0)	C0 (0)	-
3F	CABC Control 4	W/R	-	CMB[7:0](8'h00)								-
40	r1 Control (1)	W/R	-	- VRP0[5:0] (6'b00_0001)								-
41	r1 Control (2)	W/R			(C.	VRP1[5:0] (6'b00_1110)						-
42	r1 Control (3)	W/R	-	-	$(\cdot)$	VRP2[5:0] (6'b01_0001)						-
43	r1 Control (4)	W/R	-	-	$\sim$	VRP3[5:0] (6'b01_1010)						-
44	r1 Control (5)	W/R	-	-7-	-	VRP4[5:0] (6'b01_1000)						
45	r1 Control (6)	W/R	-	L	-	- VRP5[5:0] (6'b10_0100) PRP0(6:01 (7'b001_0101)						
46	r1 Control (7) r1 Control (8)	W/R	•	TF		PRP0[6:0] (7'b001_0101) PRP1[6:0] (7'b110_0101)						-
48	r1 Control (9)	W/R	-70	V	- 1	PKP1[6:0] (7 b110_0101) PKP0[4:0] (5'b0_1011)						
49	r1 Control (10)	W/R	~((	<i>H</i> .		PKP0[4:0] (5 b0_1011) PKP1[4:0] (5 b1_100)						-
4A	r1 Control (11)	W/R	1.		$\langle \cap \rangle$	- PKP2[4:0] (5'b1_1001)						-
4B	r1 Control (12)	W/R	1.	-	$(\odot)$	- PKP3[4:0] (5'b1_1010)						-
4C	r1 Control (13)	W/R	V.	10		- PKP4[4:0] (5'b1_1000)						
50	r1 Control (14)	W/R	<sup>- 4</sup>	(-)	)	VRN0[5:0] (6'b01_1011)						5
51	r1 Control (15)	W/R	-	N.Y		VRN1[5:0] (6'b10_0111)						-
52 53	r1 Control (16)	W/R W/R	-	-~	-	VRN2[5:0] (6'b10_0101)						-
54	r1 Control (17) r1 Control (18)	W/R	-	-	-	VRN3[5:0] (6'b10_1110) VRN4[5:0] (6'b11_0001)						
55	r1 Control (19)	W/R	-	-		VRN4[5:0] (6 D11_0001) VRN5[5:0] (6'b11_110)						
56	r1 Control (20)	W/R	-	-		PRN0[6:0] (7'b001_1010)						
57	r1 Control (21)	W/R	-	-	PRN1[6:0] (7'b110_1010)							-
58	r1 Control (22)	W/R		•	-				0] (5'b0_011	1)		
59	r1 Control (23)	W/R	-	-	-	PKN1[4:0] (5'b0_0101)						-
5A	r1 Control (24)	W/R	÷.	-	-			PKN2[4:0	0] (5'b0_011	0)		-
5B	r1 Control (25)	W/R	-	-	-				0] (5'b0_101			
5C	r1 Control (26)	W/R	-	-	-				0] (5'b1_010			-
5D	r1 Control (27)	W/R	-	CGMN1	[1:0] (11)	CGMN0	[1:0](00) TE_mod	110000000000000000000000000000000000000	1[1:0](11)	CGMP0	[1:0](00)	-
60 E4	TE Control Power saving 1	W/R	-		-		e(0)	TEOE(0) _S1[7:0]		-		-
E5	Power saving 2	W/R	-					S2[7:0]				-
E6	Power saving 3	W/R	-			EQ_53[7:0]						-
E7	Power saving 4	W/R	-	EQ_S4[7:0]								-
	Source OP	W/R		OPON_N[7:0]								2


(Hex)	Operation	W/R	Upper Code		Lower Code							Comment
	Code		D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0	]
E9	Source OP control_IDLE	W/R	-		OPON_I[7:0]							
EA	Power control internal use (1)	W/R			STBA[15:8]						-	
EB	Power control internal use (2)	W/R	-		STBA[7:0]						-	
EC	Source control internal use (1)	W/R	-		PTBA[15:8]							
ED	Source control internal use (2)	W/R	-		PTBA[7:0]					-		
FF	Page select	W/R	-	-	-	-	-	-	-	PAGE_SE	L[1:0] (00)	-

IM3~IM0 = "0000" 8080 MCU 16-bits Parallel type I							
DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
Register-content D7 D6 D5 D4 D3 D2 D1 D0							
IM3~IM0 = "0001" 8080 MCU 8-bits Parallel type I							
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
Register-content D7 D6 D5 D4 D3 D2 D1 D0							
IM3~IM0 = "0010" 8080 MCU 16-bits Parallel type II							
DB17         DB16         DB15         DB14         DB12         DB11         DB10         DB8         DB7         DB6         DB5         DB4         DB2         DB1							
Register-content D7 D6 D5 D4 D3 D2 D1 D0							
Register-content D7 D6 D5 D4 D3 D2 D1 D0							
IM3~IM0 = "0011" 8080 MCU 8-bits Parallel type II							
DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10							
D7 D6 D5 D4 D3 D2 D1 D0 Register-content							
IM3~IM0 = "1000" 8080 MCU 18-bits Parallel type I							
DB17         DB16         DB15         DB14         DB13         DB12         DB11         DB10         DB9         DB8         DB7         DB6         DB5         DB4         DB2         DB1         DB0							
Register-content D7 D6 D5 D4 D3 D2 D1 D0							
IM3~IM0 = "1001" 8080 MCU 9-bits Parallel type I							
DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
Register-content D7 D6 D5 D4 D3 D2 D1 D0							
IM3~IM0 = "1010" 8080 MCU 18-bits Parallel type II							
DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
Register-content D7 D6 D5 D4 D3 D2 D1 D0							
IM3~IM0 = "1011" 8080 MCU 9-bits Parallel type II							
DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9							
D7 D6 D5 D4 D3 D2 D1 D0 Register-content							


# 8 Application8-1 Display ON / OFF


Display on flow






## 8-2 Standby mode






## 8-4 Power ON/OFF setting flow




#### **Electrical Characteristics** 9


#### 9-1 **AC Characteristics**



	(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, $T_A$ = -30 to 70° C)								
Signal	Symbol	Parameter	Min.	Max.	Unit	Description			
DNC_SCL	tAST	Address setup time	0	-	ns				
DNC_SCL	tAHT	Address hold time (Write/Read)	10	-	115	-			
	tCHW	Chip select "H" pulse width	0	-					
	tCS	Chip select setup time (Write)	15	-					
NCS	tRCS	Chip select setup time (Read ID)	45	-	ns				
NCS	tRCSFM	Chip select setup time (Read FM)	355	-	115	-			
<	tCSF	Chip select wait time (Write/Read)	10	-					
~ ~ >	tCSH	Chip select hold time	10	-					
$\sim$	tWC	Write cycle	66	-					
NWR_SCL	tWRH	Control pulse "H" duration	15	-	ns	-			
	tWRL	Control pulse "L" duration	15	-					
	tRC	Read cycle (ID)	160	-		When read ID			
NRD(ID)	tRDH	Control pulse "H" duration (ID)	90	-	ns	data			
	tRDL	Control pulse "L" duration (ID)	45	-		uala			
	tRCFM	Read cycle (FM)	450	-		When read from			
NRD(FM)	tRDHFM	Control pulse "H" duration (FM)	90	-	ns				
	tRDLFM	Control pulse "L" duration (FM)	355	-		frame memory			
	tDST	Data setup time	10	-		For maximum			
	tDHT	Data hold time	10	-		CL=30pF			
DB17 to DB0	tRAT	Read access time (ID)	-	40	ns	For minimum			
	tRATFM	Read access time (FM)	-	340		CL=8pF			
	tODH	Output disable time	20	80		OL-opr			

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.








(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, T <sub>A</sub> =-30 to 70° C)							
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
Serial clock cycle (Write)	tSCYCW	5100	20	<u>_</u>	-		
SCL "H" pulse width (Write)	tSHW	SCL	8 <	11	-	ns	
SCL "L" pulse width (Write)	tSLW		8	1	-		
Data setup time (Write)	tSDS	SDIO	(10)	) 🗸	-	ns	
Data hold time (Write)	tSDH	SDIO (	10	-	-	115	
Serial clock cycle (Read)	tSCYCR		150	-	-		
SCL "H" pulse width (Read)	tSHR	SCL	60	-	-	ns	
SCL "L" pulse width (Read)	tSLR		60		-		
54 540	$\cap$	SDI for maximum	121-21		10000		
Access Time	tACC	CL=30pF	10		50	ns	
		For minimum CL=8pF					
		SDO For maximum					
Output disable time	tOH	CL=30pF	15	-	50	ns	
2	5	For minimum CL=8pF					
SCL to Chip select	tSCC	SCL, NCS	20	-	-	ns	
NCS "H" pulse width	tCHW	NCS	40	-	-	ns	
Chip select setup time	tCSS	NCS	15	-	-	ns	
Chip select hold time	tCSH	1000	15	-	-	115	

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

## Input Signal Slope









(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, Ta = -30 to  $70^{\circ}$  C)

Item	Symbol	Condition		Spec.			
nem	Symbol	Condition	Min.	Min. Typ.		Unit	
Pixel low pulse width	T <sub>CLKLT</sub>	- <	15	- ^	-	ns	
Pixel high pulse width	T <sub>CLKHT</sub>	- 6	15	~	- /	ns	
Vertical Sync. set-up time	T <sub>VSST</sub>	- 20 (	DM5	2	\ -	ns	
Vertical Sync. hold time	T <sub>VSSHT</sub>	-(6())	15	$\langle \cap \rangle$	U -	ns	
Horizontal Sync. set-up time	T <sub>HSST</sub>	$\sqrt{\lambda}$	15	19	-	ns	
Horizontal Sync. hold time	T <sub>VSSHT</sub>	AV.	15	) >	-	ns	
Data Enable set-up time	T <sub>DEST</sub>		15	7 -	-	ns	
Data Enable hold time	T <sub>DEHT</sub>	() X	15	-	-	ns	
Data set-up time	T <sub>DST</sub>	(O) - (	15	-	-	ns	
Data hold time	TDHT	- M	15	-	-	ns	
Phase difference of sync signal falling edge	Thy	1	0	-	240	Dotclk	

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.






Note: (1) IOVCC=1.65 to 3.3V, VCI=2.3 to 3.3V, VSSA=VSSD=0V, T<sub>A</sub>=-30 to 70°C (to +85°C no damage)

(2) Data lines can be set to "High" or "Low" during blanking time - Don't care.

(3) HP is multiples of DOTCLK.




Symbol	Parameter	Related	Spec.			Note	Unit
Symbol	Parameter	Pins	Min.	Тур.	Max.	Note	
tRESW	Reset low pulse width <sup>(1)</sup>	NRESET	10	-	÷.,	$\sim$ -	μs
tREST	Reset complete time <sup>(2)</sup>	-	-	2	5	When reset applied during STB OUT mode	ms
IKESI	Reset complete time	-		-2	120	When reset applied during STB mode	ms
tPRES	Reset goes high level after Power on time	NRESET & IOVCC	1/2	9.6	<u>}</u> ?	Reset goes high level after Power on	ms

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the table below.

NRESET Pulse	Action
Shorter than 5 µs	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Neset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence which maximum time is 120 ms, when Reset Starts in STB Out –mode. The display remains the blank state in STB –mode) and then return to Default condition for H/W reset.
- (3) During Reset Complete Time, VMF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST within 5ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown below:



(5) It is necessary to wait 5msec after releasing !RES before sending commands. Also STB Out

## 10 QUALITY AND RELIABILITY

#### 10-1 TEST CONDITIONS

Tests should be conducted under the following conditions : Ambient temperature :  $25 \pm 5^{\circ}C$ Humidity :  $60 \pm 25\%$  RH.

#### 10-2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

#### 10-3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

#### 10-4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under florescent light. The inspection area of LCD panel shall be within the range of following limits.



### 10-5 INSPECTION QUALITY CRITERIA

No.	ltem	Criterio	Class of Defec	Accept able level		
1	Non display	No non display is allowe	d		Major	0.65
2	Scratch,Dent of Plastic Mold	Serious one is not allow	Major	0.65		
3	Scratch on FPC	By limited sample			Major	0.65
4	Dot Defect	ItemNumberBright dot defectN $\leq 0$ Black dot defectN $\leq 2$ TotalN $\leq 2$			Minor	1.5
5	Line Defect	None	None			
	Uneven Brightness: Line Shape	None				0.65
7	Uneven Brightness: Dot Shape	None				0.65
8	Display pattern	$\frac{A+B}{2} \le 0.30  0 < C \qquad \frac{D+E}{2} \le 0.25  \frac{F+G}{2} \le 0.25$ Note: 1. Acceptable up to 3 damages 2. NG if there're to two or more pinholes per dot			Minor	1.5
9	Scratch of Polarizer :Dot Shape s Size: $D = \frac{A+B}{2}$	Size D (mm)Acceptable number $D \le 0.1$ Ignore $0.1 < D \le 0.3$ 3 $0.3 < D$ 0		Ignore 3	Minor	1.5
10	Scratch of Polarizer : Line Shape	Width (mm)         Length           W         0.05         L            0.1 <w< td="">         0.3         -           0.1<w< td="">         -</w<></w<>		Acceptable number Ignore N≦3. See dot shape	Minor	1.5

11	Bubble in polarizer	Size D (mm) D <u>&lt;</u> 0.3 0.30 < D <u>&lt;</u> 0.50 0.50 < D	Acceptable number Ignore 1 0	Minor	1.5
12	Stains inclusion : Line shape	Width (mm)         Length           W         0.04         Igno           0.04 <w< td="">         0.06         L         0           0.06<w< td="">         -         -         -</w<></w<>	re Not Allowed	Minor	1.5
13	Stains inclusion : dot shape	Size D (mm) D ≤ 0.1 0.1 < D ≤ 0.2 0.25< D	Acceptable number Not Allowed Not Allowed Not Allowed	Minor	1.5
14	Newton Ring	(C). The angle of 60° betwee (D). Please find data below Light box Product Visual point $400^{-100}$ $400^{-100}$ $30^{-100}$ Transmitted	product and eye is about 30cm een eye	Major	0.65

#### 10-6 RELIABILITY

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=72 hrs	
Low Temperature Operation	-20±3°C , t=72 hrs	
High Temperature Storage	80±3°C , t=72hrs	1,2
Low Temperature Storage	-30±3°C , t=72 hrs	1,2
Temperature /Humidity Storage Test	60°C, Humidity 90%, 72 hrs	1,2
Temperature /Humidity Operation Test	40°C, Humidity 90%, 72 hrs	1,2
Thermal Shock Test	-20°C ~ 70°C 60 min 60 min.(1 cycle) Total 20 cycle	1,2
Vibration Test (Packing)	Sweep frequency : 10~55~10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis	2
Static Electricity	150pF 330 ohm <u>+</u> 8kV, 10times air discharge <u>+</u> 5kV, 10times contact discharge	

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35°C , 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

## 11 USE PRECAUTIONS

#### 11-1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

#### 11-2 Installing precautions


- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

#### 11-3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.
- 11-4 Operating precautions
- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.

- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.
- 11-5 Other
- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one years warrantee for all products and three months warrantee for all repairing products.

## 12 MECHANICAL DRAWING



Date : 2010/12/27