



晶采光電科技股份有限公司  
AMPIRE CO., LTD

## SPECIFICATIONS FOR LCD MODULE

<b>CUSTOMER</b>	
<b>CUSTOMER PART NO.</b>	
<b>AMPIRE PART NO.</b>	<b>AM-240320GTNQW-00H</b>
<b>APPROVED BY</b>	
<b>DATE</b>	

Approved For Specifications

Approved For Specifications & Sample

**AMPIRE CO., LTD.**

**2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221,  
Taiwan (R.O.C.)台北縣汐止市新台五路一段88號2樓(東方科學園區D棟)**

**TEL:886-2-26967269 , FAX:886-2-86967196 or 26967270**

<b>APPROVED BY</b>	<b>CHECKED BY</b>	<b>ORGANIZED BY</b>

**RECORD OF REVISION**

<b>Revision Date</b>	<b>Page</b>	<b>Contents</b>	<b>Editor</b>
2010/12/27	-	New Release	Kevin

# 1 Features

LCD 2.8 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments.

- (1) Construction: 2.8" a-Si color TFT-LCD, White LED Backlight and FPCB.
- (2) Main LCD : 2.1 Amorphous-TFT 2.8 inch display, transmissive, Normally black type (MVA).
  - 2.2 240(RGB) X 320 dots Matrix, 1/320 Duty.
  - 2.3 Narrow-contact ledge technique.
  - 2.4 Main LCD Driver IC: HX8347-D
  - 2.5 262K: Red-6bit, Green-6bit, Blue-6bit (18-bit interface)
- (3) Low cross talk by frame rate modulation
- (4) Direct data display with display RAM
- (5) Partial display function: You can save power by limiting the display space.
- (6) Interface: MPU and RGB Interface. (Select by H/W Jumper). **Default : SPI**

Interface mode	JP0(IM0)		JP1(IM1)		JP2(IM2)		JP3(IM3)		Remark
	R1(H)	R2(L)	R3(H)	R4(L)	R5(H)	R6(L)	R7(H)	R8(L)	
80-16BIT Type I	NC	0R	NC	0R	NC	0R	NC	0R	
80-8BIT Type I	0R	NC	NC	0R	NC	0R	NC	0R	
80-16BIT Type II	NC	0R	0R	NC	NC	0R	NC	0R	
80-8BIT Type II	0R	NC	0R	NC	NC	0R	NC	0R	
<b>3-wire SPI</b>	<b>NC</b>	<b>0R</b>	<b>NC</b>	<b>0R</b>	<b>0R</b>	<b>NC</b>	<b>NC</b>	<b>0R</b>	<b>Default</b>
4-wire SPI	-	-	0R	NC	0R	NC	NC	0R	
80-18BIT Type I	NC	0R	NC	0R	NC	0R	0R	NC	
80-9BIT Type I	0R	NC	NC	0R	NC	0R	0R	NC	
80-18BIT Type II	NC	0R	0R	NC	NC	0R	0R	NC	
80-9BIT Type II	0R	NC	0R	NC	NC	0R	0R	NC	

- (7) Abundant command functions:

- Area scroll function

- Display direction switching function

- Power saving function

Electric volume control function: you are able to program the temperature compensation function.

## 2 Mechanical specifications

### Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 49.0 (W) x 108.2 (H) x 4.2 (T)	mm
Main LCD	Pixel size	0.18 (W) x 0.18 (H)	mm
	Active area	43.2 (W) x 57.6 (H)	mm
	Number of Pixels	240(H)x320(V) pixels	mm
Weight		TBD	g

\*1. This specification is about External shape on shipment from AMPIRE.

## 3 Absolute max. ratings and environment

### 3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VDD – GND	-0.3	+3.3	V	
Power voltage	LED A – LED K	-0.5	13.6V	V	Serial
Input voltage	VIN	-0.5	VDD	V	

### 3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +80 °C Min. -30 °C	Note 1: Non-condensing
Operating temperature	Max. +70 °C Min. -20 °C	Note 1: Non-condensing

Note 1 : Ta ≤ +40 °C . . . . Max.85%RH

Ta > +40 °C . . . . The max. humidity should not exceed the humidity with 40 °C 85%RH.

## 4 Electrical specifications

### 4-1 Electrical characteristics of LCM

( $V_{DD}=3.0V$ ,  $T_a=25^{\circ}C$ )



Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	$V_{DD}$		2.6	2.8	3.3	V
High-level input voltage	$V_{IHC}$		0.8		$V_{DD}$	V
Low-level input voltage	$V_{ILC}$		-0.3		$0.2V_{DD}$	V
Consumption current of VDD	$I_{DD}$	LED OFF	-	T.B.D	-	mA
Consumption current of LED	$I_{LED\_ON}$	$V_{LED}=3.3V$	-	60	80	mA

※ 1. 1/320 duty.

#### 4-2 LED back light specification

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	$V_f$		-	9.6	-	V
Forward current	$I_f$			30		mA
Power Consumption	$P_{BL}$	$I_f = 30\text{mA}$	-	288	-	mW
Uniformity (with L/G)	-	$I_f = 30\text{mA}$	70%*1	-	-	
Luminous color	White					

Bare LED measure position:



$$*1 \text{ Uniformity (LT): } \frac{\text{Min}(P1 \sim P9)}{\text{Max}(P1 \sim P9)} \times 100 \geq 80\%$$

## 5 Main LCD



### 5-1 Optical characteristics

(1/320 Duty in case except as specified elsewhere Ta = 25°C)


Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response time	Tr	25°C	--	15	25	ms	$\theta=0^\circ, \varphi=0^\circ$ (Note 2)
	Tf	25°C	--	20	30		
Contrast ratio	CR	25°C	-	450	-	-	$\theta=0^\circ, \varphi=0^\circ$ LED:ON, LIGHT:OFF (Note 4)
Transmittance	T	25°C	-	4.7	-	%	
Visual angle range front and rear	$\theta$	25°C		( $\theta_f$ ) 80 ( $\theta_b$ ) 80		De-gree	$\varphi=0^\circ, CR \geq 10$ LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	$\theta$	25°C		( $\theta_l$ ) 80 ( $\theta_r$ ) 80		De-gree	$\varphi=90^\circ, CR \geq 10$ LED:ON LIGHT:OFF (Note 3)
Brightness			--	280	--	Cd/m <sup>2</sup>	I <sub>F</sub> =20mA, Full White pattern

### 5-2 CIE (x, y) chromaticity (1/320 Duty Ta = 25°C)

Item	Symbol	Transmissive			Conditions
		Min.	Typ.	Max.	
Red	X	TBD	TBD	TBD	$\theta=0^\circ, \varphi=0^\circ$
	Y	TBD	TBD	TBD	
Green	X	TBD	TBD	TBD	$\theta=0^\circ, \varphi=0^\circ$
	Y	TBD	TBD	TBD	
Blue	X	TBD	TBD	TBD	$\theta=0^\circ, \varphi=0^\circ$
	Y	TBD	TBD	TBD	
White	X	TBD	TBD	TBD	$\theta=0^\circ, \varphi=0^\circ$
	Y	TBD	TBD	TBD	




**NOTE 2: Response tome definition**






**NOTE 3:  $\varphi$ 、 $\theta$  definition**



**NOTE 4: Contrast definition**




(positive type)

(negative type)

Contrast Ratio :  $Cr = A/B$

**NOTE 5: Visual angle direction priority**




## 6 Block Diagram

### Block diagram (Main LCD)

Display format: A-Si TFT transmissive, Normally black type (MVA).

Display composition: 240 x RGB x 320 dots

LCD Driver : HX8347-D



## 7 Interface specifications

Pin No.	Terminal	Functions
1	NC	No Connection
2	NC	No Connection
3	ADJ	For LED Driver IC Dimming; Keep Hi for LED ON.
4	VLED	Power supply for LED Driver IC circuit.
5	NC	No Connection
6	NC	No Connection
7	NC	No Connection
8	NC	No Connection
9	GND	GND-terminal
10	DB0	
11	DB1	
12	DB2	
13	DB3	
14	DB4	
15	DB5	
16	DB6	
17	DB7	
18	DB8	
19	DB9	
20	DB10	
21	DB11	
22	DB12	
23	DB13	
24	DB14	
25	DB15	
26	DB16	
27	DB17	
28	SDI	Serial bus interface data input pin.
29	WR/SDL	Write enable signal/Serial bus interface clock input pin.
30	/RD	Read enable signal.
31	/RESET	Reset pin. Must be reset the chop after power being supplied.
32	DE	A data ENABLE signal in RGB I/F mode.
33	GND	GND-terminal.
34	DCLK	Dot clock signal in RGB I/F mode.
35	GND	GND-terminal.
36	HSYNC	Line synchronizing signal in RGB I/F mode.
37	VSYNC	Frame synchronizing signal in RGB I/F mode.
38	/CS	Chip select signal.
39	RS	Command/display Data Selection.
40	VCC	Power supply for Step-up circuit.


Mode	IM[3:0]	PD Pin in use
MCU 18-bit Type I	1000	PD [17:0]
MCU 16-bit Type I	0000	PD [15:10]
MCU 9-bit Type I	1001	PD [8:0]
MCU 8-bit Type I	0001	PD [7:0]
MCU 18-bit Type II	1010	PD [17:0]
MCU 16-bit Type II	0010	PD [17:10], DB[8:1]
MCU 9-bit Type II	1011	PD [17:9]
MCU 8-bit Type II	0011	PD [17:10]
Serial Mode/Digital RGB Interface Mode	0101	SDI, SDO, SCL R[5:0]=PD[17:12] G[5:0]=PD[11:6] B[5:0]=PD[5:0]

## 7-1 Parallel bus system interface


The input / output data from data pins (DB17-0) and signal operation of the I80 series parallel bus interface are listed as below.

Operations	WR/SCL	/RD	RS
Writes Indexes into IR	0	1	0
Reads internal status	1	0	0
Writes command into register or data into GRAM	0	1	1
Reads command from register or data from GRAM	1	0	1


Write to register




Read to register



### Write to the graphic RAM



### Read to the graphic RAM



## 7-2 MCU data color coding

### MCU Data Color Coding for RAM data *Write*

- Parallel 8-Bit Bus Interface typeI (IM3,IM2,IM1,IM0="0001")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
17H	x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	22H
03h	x	x	x	x	x	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	Color
03h	x	x	x	x	x	x	x	x	x	x	B3	B2	B1	B0	R3	R2	R1	R0	4K-Color (2-pixels/ 3-bytes)
	x	x	x	x	x	x	x	x	x	x	G3	G2	G1	G0	B3	B2	B1	B0	
05h	x	x	x	x	x	x	x	x	x	x	R4	R3	R2	R1	R0	G5	G4	G3	65K-Color (1-pixel/ 2-bytes)
	x	x	x	x	x	x	x	x	x	x	G2	G1	G0	B4	B3	B2	B1	B0	
06h	x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	x	x	262K-Color (1-pixel/ 3bytes)
	x	x	x	x	x	x	x	x	x	x	G5	G4	G3	G2	G1	G0	x	x	
	x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	x	x	

Table 5.3 8-bit parallel interface type I GRAM write table

- Parallel 16-Bit Bus Interface typeI (IM3,IM2,IM1,IM0="0000")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
17H	x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	22H
03h	x	x	x	x	x	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	Color
05h	x	x	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	4K-Color
06h	x	x	R5	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	x	262K-Color (2-pixels/ 3bytes)
	x	x	B5	B4	B3	B2	B1	B0	x	x	R5	R4	R3	R2	R1	R0	x	x	
	x	x	G5	G4	G3	G2	G1	G0	x	x	B5	B4	B3	B2	B1	B0	x	x	
07h	x	x	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	262K-Color (16+2)
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	

Table 5.4 16-bit parallel interface type I GRAM write table

- Parallel 9-Bit Bus Interface typeI (IM3,IM2,IM1,IM0="1001")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
17H	x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	22H
06h	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	G5	G4	G3	Color
06h	x	x	x	x	x	x	x	x	x	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Color (1-pixels/ 2bytes)

Table 5.5 9-bit parallel interface type I GRAM write table

- Parallel 18-Bit Bus Interface typeI (IM3,IM2,IM1,IM0="1000")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
17H	x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	22H
06h	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	Color
06h	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Color

Table 5.6 18-bit parallel interface type I GRAM write table

- Parallel 8-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="0011")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
17H	0	0	1	0	0	0	1	0	x	x	x	x	x	x	x	x	x	x	22H
03h	R3	R2	R1	R0	G3	G2	G1	G0	x	x	x	x	x	x	x	x	x	x	Color
03h	B3	B2	B1	B0	R3	R2	R1	R0	x	x	x	x	x	x	x	x	x	x	4K-Color (2-pixels/ 3-bytes)
	G3	G2	G1	G0	B3	B2	B1	B0	x	x	x	x	x	x	x	x	x	x	
05h	R4	R3	R2	R1	R0	G5	G4	G3	x	x	x	x	x	x	x	x	x	x	65K-Color (1-pixel/ 2-bytes)
	G2	G1	G0	B4	B3	B2	B1	B0	x	x	x	x	x	x	x	x	x	x	
06h	R5	R4	R3	R2	R1	R0	x	x	x	x	x	x	x	x	x	x	x	x	262K-Color (1-pixel/ 3bytes)
	G5	G4	G3	G2	G1	G0	x	x	x	x	x	x	x	x	x	x	x	x	
	B5	B4	B3	B2	B1	B0	x	x	x	x	x	x	x	x	x	x	x	x	

Table 5.7 8-bit parallel interface type II GRAM write table

- Parallel 16-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="0010")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command	
17H									x	0	0	1	0	0	0	1	0	x	22H	
03h	X	x	x	x	R3	R2	R1	R0	x	G3	G2	G1	G0	B3	B2	B1	B0	x	Color	
05h									x	G2	G1	G0	B4	B3	B2	B1	B0	x	65K-Color	
06h									x	G5	G4	G3	G2	G1	G0	x	x	x	262K-Color (2-pixels/ 3bytes)	
									x	R5	R4	R3	R2	R1	R0	x	x	x		
07h									x	B5	B4	B3	B2	B1	B0	x	x	x	262K-Color (16+2)	
									x	G5	G4	x	G3	G2	G1	G0	B5	B4		B3

Table 5.8 16-bit parallel interface type II GRAM write set table

- Parallel 9-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="1011")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
17H	0	0	1	0	0	0	1	0	x	x	x	x	x	x	x	x	x	x	22H
06h																			Color
06h																			262K-Color (1-pixel/ 2bytes)

Table 5.9 9-bit parallel interface set type II GRAM write table

- Parallel 18-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="1010")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
17H	X	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	x	22H
06h																			Color
06h																			262K-Color

Table 5.10 18-bit parallel interface type II GRAM write set table

### 7-3 80-system 18-bit interface

The I80-system 18-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins “IM3, IM2, IM1, IM0” pins to “1000”. And the I80-system 18-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting “IM3, IM2, IM1, and IM0” pins to “1010”. Figure 5.3 is the example of interface with I80 microcomputer system interface.




Figure 5.3 Example of I80- system 18-bit parallel bus interface




Figure 5.4 Input data bus and GRAM data mapping in 18-bit bus system interface with 18-bit-data Input (“IM3, IM2, IM1, IM0”=“1010” or “1000”)



### 7-4 80-system 16-bit interface

The I80-system 16-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins “IM3, IM2, IM1, IM0” pins to “0000”.

And I80-system 16-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting “IM3, IM2, IM1, IM0” pins to “0010”. Figure 5.5 is the example of type I interface with I80 microcomputer system interface. And Figure 5.6 is the example of type II interface with I80 microcomputer system interface.




Figure 5.5 Example of I80 system 16-bit parallel bus interface type I




Figure 5.6 Example of I80 system 16-bit parallel bus interface type II




Figure 5.7 Input data bus and GRAM data mapping in 16-bit bus system interface with 12-bit-data input (R17H=03h and "IM3, IM2, IM1, IM0"="0000")




Figure 5.8 Input data bus and GRAM data mapping in 16-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0000")




Figure 5.9 Input data bus and GRAM data mapping in 16-bit bus system interface with 18 bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0000")




Figure 5.10 Input data bus and GRAM data mapping in 16-bit bus system interface with 18(16+2) bit-data input (R17H=07h and "IM3, IM2, IM1, IM0"="0000")




Figure 5.11 Input data bus and GRAM data mapping in 16-bit bus system interface with 12-bit-data input (R17H=03h and "IM3, IM2, IM1, IM0"="0010")




Figure 5.12 Input data bus and GRAM data mapping in 16-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0010")




Figure 5.13 Input data bus and GRAM data mapping in 16-bit bus system interface with 18(12+6) bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0010")




Figure 5.14 Input data bus and GRAM data mapping in 16-bit bus system interface with 18(16+2) bit-data input (R17H=07h and "IM3, IM2, IM1, IM0"="0010")

### 7-5 9-bit parallel bus system interface

The I80-system 9-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins “IM3, IM2, IM1, IM0” pins to “1001”. And I80-system 9-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting “IM3, IM2, IM1, IM0” pins to “1011”. Figure 5.15 is the example of type I interface with I80 microcomputer system interface. And Figure 5.16 is the example of type II interface with I80 microcomputer system interface.




Figure 5.15 Example of I80 system 9-bit parallel bus interface type I




Figure 5.16 Example of I80 system 9-bit parallel bus interface type II




Figure 5.17 Input data bus and GRAM data mapping in 9-bit bus system interface with 18-bit-data input (R17H=06h and “IM3, IM2, IM1, IM0”=“1001”)




Figure 5.18 Input data bus and GRAM data mapping in 9-bit bus system interface with 18-bit-data input (R17H=06h and “IM3, IM2, IM1, IM0”=“1011”)

## 7-6 8-bit Parallel Bus System Interface

The I80-system 8-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins “IM3, IM2, IM1, IM0” pins to “0001”. And I80-system 8-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting “IM3, IM2, IM1, IM0” pins to “0011”. Figure 5.19 is the example of type I interface with I80 microcomputer system interface. And Figure 5.20 is the example of type II interface with I80 microcomputer system interface.




Figure 5.19 Example of I80 system 8-bit parallel bus interface type I




Figure 5.20 Example of I80 system 8-bit parallel bus interface type II




Figure 5.21 Input data bus and GRAM data mapping in 8-bit bus system interface with 12-bit-data input (R17H=03h and “IM3, IM2, IM1, IM0”=“0001”)




Figure 5.22 Input data bus and GRAM data mapping in 8-bit bus system interface with 16-bit-data input (R17H=05h and “IM3, IM2, IM1, IM0”=“0001”)




Figure 5.23 Input data bus and GRAM data mapping in 8-bit bus system interface with 18-bit-data input (R17H=06h and “IM3, IM2, IM1, IM0”=“0001”)




Figure 5.24 Input data bus and GRAM data mapping in 8-bit bus system interface with 12-bit-data input (R17H=03h and “IM3, IM2, IM1, IM0”=“0011”)




Figure 5.25 Input data bus and GRAM data mapping in 8-bit bus system interface with 16-bit-data input (R17H=05h and “IM3, IM2, IM1, IM0”=“0011”)




Figure 5.26 Input data bus and GRAM data mapping in 8-bit bus system interface with 18-bit-data input (R17H=06h and “IM3, IM2, IM1, IM0”=“0011”)

## 7-7 MCU Data Color Coding for RAM data Read

- Parallel 8-Bit Bus Interface type I (IM3,IM2,IM1,IM0="0001")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Command
		x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0
Read Data Format	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Dummy Read
	x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	x	x	262K-Color (1-pixel/ 3bytes)
	x	x	x	x	x	x	x	x	x	x	G5	G4	G3	G2	G1	G0	x	x	
x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	x	x		

Table 5.11 8-bit parallel interface type I GRAM read table

- Parallel 16-Bit Bus Interface type I (IM3,IM2,IM1,IM0="0000")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Command
		x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0
Read Data Format	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Dummy Read
	x	x	R5	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	x	262K-Color (2-pixels/ 3bytes)
	x	x	B5	B4	B3	B2	B1	B0	x	x	R5	R4	R3	R2	R1	R0	x	x	
x	x	G5	G4	G3	G2	G1	G0	x	x	B5	B4	B3	B2	B1	B0	x	x		

Table 5.12 16-bit parallel interface type I GRAM read table

- Parallel 9-Bit Bus Interface type I (IM3,IM2,IM1,IM0="1001")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register	
		x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	22H
Read Data Format	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color	
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Dummy Read	
	x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	G5	G4	G3	262K-Color (1-pixel/ 2bytes)
	x	x	x	x	x	x	x	x	x	x	G2	G1	G0	B5	B4	B3	B2	B1	B0	

Table 5.13 9-bit parallel interface type I GRAM read table

- Parallel 18-Bit Bus Interface type I (IM3,IM2,IM1,IM0="1000")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
		x	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0
Read Data Format	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Dummy Read
	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Color

Table 5.14 18-bit parallel interface type I GRAM read table

- Parallel 8-Bit Bus Interface type II (IM3,IM2,IM1,IM0="0011")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
	0	0	1	0	0	0	1	0	x	x	x	x	x	x	x	x	x	x	22H
Read Data Format	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Color
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Dummy Read
	R5	R4	R3	R2	R1	R0	x	x											262K-Color (1-pixel/ 3bytes)
	G5	G4	G3	G2	G1	G0	x	x	x	x	x	x	x	x	x	x	x	x	
B5	B4	B3	B2	B1	B0	x	x	x	x	x	x	x	x	x	x	x	x	x	

Table 5.15 8-bit parallel interface type II GRAM read table

- Parallel 16-Bit Bus Interface type II (IM3,IM2,IM1,IM0="0010")

Register Command	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	x	22H
Read Data Format	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
	x	x	x	x	x	x	x	x	x		x	x	x	x	x	x	x	x	Dummy Read
	R5	R4	R3	R2	R1	R0	x	x	x	G5	G4	G3	G2	G1	G0	x	x	x	262K-Color (2-pixels/ 3bytes)
	B5	B4	B3	B2	B1	B0	x	x	x	R5	R4	R3	R2	R1	R0	x	x	x	
G5	G4	G3	G2	G1	G0	x	x	x	B5	B4	B3	B2	B1	B0	x	x	x	x	

Table 5.16 16-bit parallel interface type II GRAM read table

- Parallel 9-Bit Bus Interface type II (IM3,IM2,IM1,IM0="1011")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
	0	0	1	0	0	0	1	0	x	x	x	x	x	x	x	x	x	x	22H
Read Data Format	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Dummy Read
	R5	R4	R3	R2	R1	R0	G5	G4	G3	x	x	x	x	x	x	x	x	x	262K-Color (1-pixel/ 2bytes)
	G2	G1	G0	B5	B4	B3	B2	B1	B0	x	x	x	x	x	x	x	x	x	

Table 5.17 9-bit parallel interface type II GRAM read table

- Parallel 18-Bit Bus Interface type II (IM3,IM2,IM1,IM0="1010")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
	x	x	x	x	x	x	x	x	x	0	0	1	0	0	0	1	0	x	22H
Read Data Format	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	Dummy Read
	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Color

Table 5.18 18-bit parallel interface type II GRAM read table

## 7-8 Serial bus system interface

The HX8347-D supports two kinds of serial bus interface in register-content mode by setting external pins "IM2, IM1" pins to "10" 3-wire serial interface and "IM2, IM1" pins to "11" 4-wire serial interface. The serial bus system interface mode is enabled through the chip select line (/CS), and it is accessed via a control consisting of the serial input data (SDA), and the serial transfer clock signal (WR/SCL).




### 7-8-1 3-wire serial interface


As the chip select signal (NCS) goes low, the start byte needs to be transferred first. The start byte is made up of 6-bit bus device identification code; register select (RS) bit and read/write operation (RW) bit. The five upper bits of 6-bit bus device identification code must be set to "01110", and the least significant bit of the identification code must be set as the external pin IM0 input as "ID".


The seventh bit (RS) of the start byte determines internal index register or register, GRAM accessing. RS must be set to "0" when writing data to the index register or reading the status and it must be set to "1" when writing or reading a command or GRAM data. The read or write operation is selected by the eighth bit (RW) of the start byte. The data is written to the chip when R/W = 0, and read from chip when RW = 1.

RS	R/W	Function
0	0	Set index register
1	0	Writes Instruction or GRAM data
1	1	Reads command (Not support GRAM read)



B) Transfer Timing Format in Serial Bus Interface for Index Register or Register Read





**Figure 5.28 Data write timing in 3-wire serial bus system interface**

## 7-8-2 4-wire serial interface

4-pin serial case, data packet contains just transmission byte and control bit DNC is transferred by DNC pin. If DNC is low, the transmission byte is command byte. If DNC is high, the transmission byte is stored to index register or GRAM. The MSB is transmitted first. The serial interface is initialized when NCS is high. In this state, NWR\_SCL clock pulse or SDA data have no effect. A falling edge on NCS enables the serial interface and indicates the start of data transmission.




Figure 5.29 Index register write timing in 4-wire serial bus system interface




Figure 5.30 Data write timing in 4-wire serial bus system interface

## 7-9 RGB Interface


The HX8347-D uses **RCM [1:0] = '10' or '11' hardware setting to select RGB interface**. After Power on Sequence, the RGB interface is activated. When RCM [1:0] = '10' use VSYNC, HSYNC, DE, DOTCLK, DB17-0 parallel lines for the RGB interface (RGB mode 1). When RCM [1:0] = '11' use VSYNC, HSYNC, DOTCLK, DB17-0 parallel lines for the RGB interface (RGB mode 2).

Pixel clock (DOTCLK) must be running all the time without stopping and it is used to entering VSYNC, HSYNC, DE and DB17-0 lines states when there is a rising edge of the DOTCLK.


In RGB interface mode 1, the valid display data is inputted in pixel unit via DB17-0 according to the high-level('H') of DE signal, and display operations are executed in synchronization with the frame synchronizing signal (VSYNC), line synchronizing signal (HSYNC) and pixel clock (DOTCLK). In RGB interface mode 2, the valid display data is inputted in pixel unit via DB17-0 according to the HBP setting of HSYNC signal, and the VBP setting of VSYNC. In these two RGB interface modes, the input display data is not written to GRAM and is displayed directly.

Vertical synchronization (VSYNC) signal is used to tell when there a new frame of the display is received, and this is negative ('-', '0', low) active. Horizontal synchronization signal (HSYNC) is used to tell when a new line of the frame is received, and this is negative ('-', '0', low) active. Data enable (DE) is used to tell when RGB information is received that should be transferred on the display, and this is positive ('+', '1', high) active. DB17-0 are used to tell what the information of the image is, that is transferred on the display when DE='H'.


The pixel clock cycle is described in the following figure.



General timing diagram in RGB interface is as follow.



The image information is correct on the display when the timings are in range on the interface. However, the image information will be incorrect on the display, when timings are out of the range on the RGB interface and the correct image information will be displayed automatically (by the display module) on the next frame (vertical sync.), when there is returned from out of the range to in range RGB interface timings.



**Note:** (1) RGB mode 2 doesn't need DE signal  
 (2) EPL='0', VSPL='0', HSPL='0' and DPL='0' of SETRGBIF (32H) command.

All 3 kinds of bus width can be available during RGB interface mode (selected by COLMOD (17H) command for 6-bit, 16-bit and 18-bit data width)

17H	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus width
50h	R4	R3	R2	R1	R0	x	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	x	16-bit data
60h	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	18-bit data
17H	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus width
E0h	x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	x	x	6-bit data
	x	x	x	x	x	x	x	x	x	x	G5	G4	G3	G2	G1	G0	x	x	
	x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	x	x	

**Note:** (1) When 17H="E0h", 6-bit data width of 3-time transfer is used to transmit 1 pixel data with the 18-bit color depth information.  
 (2) Only 17H="50h", "60h", "E0h" are valid on RGB I/F, others are invalid.

## RGB interface mode

RGB I/F Mode	DOTCLK	DE	VS	HS	Video Data bus DB [B:0]	Register for Blanking Porch setting
RGB Mode 1	Used	Used	Used	Used	Used	Not Used
RGB Mode 2	Used	Not Used	Used	Used	Used	Used

There are 2 kinds of RGB mode which is selected by RCM1 & RCM0 hardware pins.

**In RGB Mode 1** (RCM1, RCM0 = "10"), writing data to display is done by DOTCLK and Video Data Bus (DB [17:0]), when DE is high state. The external synchronization signals (DOTCLK, VS and HS) are used for internal display signals. So, controller (host) must always transfer DOTCLK, VS, HS and DE signals to driver.

**In RGB Mode 2** (RCM1, RCM0 = "11"), blanking porch setting of VS and HS signals are defined by R33h and R34h command. DE pin is not used.

## 7-10 Color order on RGB interface

The meaning of the pixel information, when 3 components/pixel (Red, Green and Blue) on RGB interface are used, is describing on the following table:


Pixel Color	R Component	G Component	B Component
<b>Black</b>	All bits are 0	All bits are 0	All bits are 0
<b>Blue</b>	All bits are 0	All bits are 0	All bits are 1
<b>Green</b>	All bits are 0	All bits are 1	All bits are 0
<b>Cyan</b>	All bits are 0	All bits are 1	All bits are 1
<b>Red</b>	All bits are 1	All bits are 0	All bits are 0
<b>Magenta</b>	All bits are 1	All bits are 0	All bits are 1
<b>Yellow</b>	All bits are 1	All bits are 1	All bits are 0
<b>White</b>	All bits are 1	All bits are 1	All bits are 1

**Note:** There are only defined main colors on this table - Not all gray levels of colors.

## 7-11 RGB data color coding

18-bits/pixel Colors Order on 6-bit Data width RGB Interface (RGB 6-6-6-bit input).


There is 1 pixel (3 sub-pixels) per 3 bytes, 262K-colors, 17H="E0h"



- Note:** (1) The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit7, LSB=Bit0 for Red, Green and Blue data. (3-transfer data one pixel)  
 (2) '-' Don't care, but need to set IOVCC or VSSD level.




16-bits/pixel Colors Order on the 16-bits Data width RGB Interface (RGB 5-6-5-bits input). There is 1 pixel (3 sub-pixels) per byte, 65K-colors, 17H="50h"



**Note:** (1) The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Green data and MSB=Bit4, LSB=Bit0 for Red and Blue data.  
 (2) '1' Don't care, but need to set IOVCC or VSSD level.

18-bits/pixel Colors Order on the 18-bit Data width RGB Interface (RGB 6-6-6-bit input). There is 1 pixel (3 sub-pixels) per byte, 262K-colors, 17H="60h"



**Note:** (1) The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Red, Green and Blue data.

(2) '-' Don't care, but need to set IOVCC or VSSD level.


## 7-12 Instruction List

LCD Driver/Controller IC:HX8347-D

(Hex)	Operation Code	W/R	Upper Code	Lower Code								Comment	
			D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0		
00	Himax ID	R	-	0	1	0	0	0	1	1	1	-	
01	Display Mode control	W/R	-	DP_STB(0)	DP_STB_S(0)	-	-	SCROL(0)	IDMON(0)	INVON(0)	PTLON(0)	-	
02	Column address start 2	W/R	-	SC[15:8] (8'b0000_0000)								-	
03	Column address start 1	W/R	-	SC[7:0] (8'b0000_0000)								-	
04	Column address end 2	W/R	-	EC[15:8] (8'b0000_0000)								-	
05	Column address end 1	W/R	-	EC[7:0] (8'b1110_1111)								-	
06	Row address start 2	W/R	-	SP[15:8] (8'b0000_0000)								-	
07	Row address start 1	W/R	-	SP[7:0] (8'b0000_00000)								-	
08	Row address end 2	W/R	-	EP[15:8] (8'b0000_0001)								-	
09	Row address end 1	W/R	-	EP[7:0] (8'b0011_1111)								-	
0A	Partial area start row 2	W/R	-	PSL[15:8] (8'b0000_0000)								-	
0B	Partial area start row 1	W/R	-	PSL[7:0] (8'b0000_00000)								-	
0C	Partial area end row 2	W/R	-	PEL[15:8] (8'b0000_0001)								-	
0D	Partial area end row 1	W/R	-	PEL[7:0] (8'b0011_1111)								-	
0E	Vertical Scroll Top fixed area 2	W/R	-	TFA[15:8] (8'b0000_0000)								-	
0F	Vertical Scroll Top fixed area 1	W/R	-	TFA[7:0] (8'b0000_0000)								-	
10	Vertical Scroll height area 2	W/R	-	VSA[15:8] (8'b0000_0001)								-	
11	Vertical Scroll height area 1	W/R	-	VSA[7:0] (8'b0100_0000)								-	
12	Vertical Scroll Button area 2	W/R	-	BFA[15:8] (8'b0000_0000)								-	
13	Vertical Scroll Button area 1	W/R	-	BFA [7:0] (8'b0000_0000)								-	
14	Vertical Scroll Start address 2	W/R	-	VSP [15:8] (8'b0000_0000)								-	
15	Vertical Scroll Start address 1	W/R	-	VSP [7:0] (8'b0000_0000)								-	
16	Memory Access control	W/R	-	MY(0)	MX(0)	MV(0)	ML(0)	BGR(0)	-	-	-	-	
17	COLMOD	W/R	-	CSEL[3:0] (4b'0110)				-	IFPF[2:0] (3b'110)			-	
18	OSC Control 2	W/R	-	I/PI_RADJ1[3:0] (3b'0011)				N/P_RADJ0[3:0](4b'0100)				-	
19	OSC Control 1	W/R	-	-	-	-	-	-	-	-	OSC_EN(0)	-	
1A	Power Control 1	W/R	-	-	-	-	-	-	BT[2:0] (001)			-	
1B	Power Control 2	W/R	-	-	-	VRH[5:0] (01_1011)_4.8V						-	
1C	Power Control 3	W/R	-	-	-	-	-	AP[2:0] (011)			-		
1D	Power Control 4	W/R	-	I/PI_FS0[2:0](100)			-	N/P_FS0[2:0] (100)			-		
1E	Power Control 5	W/R	-	I/PI_FS1[2:0] (100)			-	N/P_FS1[2:0] (100)			-		
1F	Power Control 6	W/R	-	GASEN(1)	VCOMG(0)	-	PON(0)	DK(1)	XDK(0)	DDVDH_TRI(0)	STB(1)	-	
22	SRAM Write Control	W/R	SRAM Write										-
23	VCOM Control 1	W/R	-	VMF[7:0](1000_0000)								-	
24	VCOM Control 2	W/R	-	VMH[7:0](0111_0001)								-	
25	VCOM Control 3	W/R	-	VML[7:0](0010_1111)								-	
26	Display Control 1	W/R	-	-	-	-	-	ISC[3:0](0001)			-		
27	Display Control 2	W/R	-	PT[1:0](10)		PTV[1:0](10)		-	-	PTG(1)	REF(1)	-	
28	Display Control 3	W/R	-	-	-	GON(1)	DTE(0)	D[1:0] (00)		-	-	-	

(Hex)	Operation Code	W/R	Upper Code	Lower Code								Comment
			D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0	
29	Frame Rate control 1	W/R	-	I/PI_RTN[3:0](0010)				N/P_RTN[3:0](0010)				-
2A	Frame Rate Control 2	W/R	-	-	-	I/PI_DIV[1:0](00)		-	-	N/P_DIV[1:0](00)		-
2B	Frame Rate Control 3	W/R	-	N/P_DUM[7:0] (8b'0001_1100)								-
2C	Frame Rate Control 4	W/R	-	I/PI_DUM[7:0] (8b'0001_1100)								-
2D	Cycle Control 1	W/R	-	GDON[7:0] (8'b0000_1101)								-
2E	Cycle Control 2	W/R	-	GDOF[7:0] (8'b0111_0000)								-
2F	Display inversion	W/R	-	I/PI_NW[2:0](3b'001)				-	N/P_NW[2:0] (3b'001)			-
31	RGB interface control 1	W/R	-	-	-	-	-	-	RCM[1:0](00)			-
32	RGB interface control 2	W/R	-	-	-	-	-	DPL (0)	HSPL (0)	VSPL (0)	EPL (0)	-
33	RGB interface control 3	W/R	-	HBP[7:0]								-
34	RGB interface control 4	W/R	-	HBP[9:8]				VBP[5:0]				-
36	Panel Characteristic	W/R	-	-	-	-	-	SS_Panel	GS_Panel	REV_Panel	BGR_Panel	-
38	OTP Control 1	W/R	-	OTP_PTM[1:0]		OTP_VARDJ[1:0]		OTP_POR	OTP_OTPEN	OTP_PP ROG	OTP_P WE	-
39	OTP Control 2	W/R	-	-	-	-	-	OTP_Y A2	OTP_YA1	OTP_Y A0	-	
3A	OTP Control 3	W/R	-	-	-	-	OTP_X A4	OTP_X A3	OTP_X A2	OTP_X A1	OTP_X A0	-
3C	CABC Control 1	W/R	-	DBV[7:0](8'h00)								-
3D	CABC Control 2	W/R	-	-	-	BCTRL (0)	-	DD (0)	BL (0)	-	-	-
3E	CABC Control 3	W/R	-	-	-	-	-	-	-	C1 (0)	C0 (0)	-
3F	CABC Control 4	W/R	-	CMB[7:0](8'h00)								-
40	r1 Control (1)	W/R	-	-	-	-	-	VRP0[5:0] (6'b00_0001)				-
41	r1 Control (2)	W/R	-	-	-	-	-	VRP1[5:0] (6'b00_1110)				-
42	r1 Control (3)	W/R	-	-	-	-	-	VRP2[5:0] (6'b01_0001)				-
43	r1 Control (4)	W/R	-	-	-	-	-	VRP3[5:0] (6'b01_1010)				-
44	r1 Control (5)	W/R	-	-	-	-	-	VRP4[5:0] (6'b01_1000)				-
45	r1 Control (6)	W/R	-	-	-	-	-	VRP5[5:0] (6'b10_0100)				-
46	r1 Control (7)	W/R	-	PRP0[6:0] (7'b001_0101)								-
47	r1 Control (8)	W/R	-	PRP1[6:0] (7'b110_0101)								-
48	r1 Control (9)	W/R	-	PKP0[4:0] (5'b0_1011)								-
49	r1 Control (10)	W/R	-	PKP1[4:0] (5'b1_100)								-
4A	r1 Control (11)	W/R	-	PKP2[4:0] (5'b1_1001)								-
4B	r1 Control (12)	W/R	-	PKP3[4:0] (5'b1_1010)								-
4C	r1 Control (13)	W/R	-	PKP4[4:0] (5'b1_1000)								-
50	r1 Control (14)	W/R	-	VRN0[5:0] (6'b01_1011)								-
51	r1 Control (15)	W/R	-	VRN1[5:0] (6'b10_0111)								-
52	r1 Control (16)	W/R	-	VRN2[5:0] (6'b10_0101)								-
53	r1 Control (17)	W/R	-	VRN3[5:0] (6'b10_1110)								-
54	r1 Control (18)	W/R	-	VRN4[5:0] (6'b11_0001)								-
55	r1 Control (19)	W/R	-	VRN5[5:0] (6'b11_1110)								-
56	r1 Control (20)	W/R	-	PRN0[6:0] (7'b001_1010)								-
57	r1 Control (21)	W/R	-	PRN1[6:0] (7'b110_1010)								-
58	r1 Control (22)	W/R	-	PKN0[4:0] (5'b0_0111)								-
59	r1 Control (23)	W/R	-	PKN1[4:0] (5'b0_0101)								-
5A	r1 Control (24)	W/R	-	PKN2[4:0] (5'b0_0110)								-
5B	r1 Control (25)	W/R	-	PKN3[4:0] (5'b0_1011)								-
5C	r1 Control (26)	W/R	-	PKN4[4:0] (5'b1_0100)								-
5D	r1 Control (27)	W/R	-	CGMN1[1:0] (11)		CGMN0[1:0](00)		CGMP1[1:0](11)		CGMP0[1:0](00)		-
60	TE Control	W/R	-	-	-	TE_mod e(0)	TEOE(0)	-	-	-	-	-
E4	Power saving 1	W/R	-	EQ_S1[7:0]								-
E5	Power saving 2	W/R	-	EQ_S2[7:0]								-
E6	Power saving 3	W/R	-	EQ_S3[7:0]								-
E7	Power saving 4	W/R	-	EQ_S4[7:0]								-
E8	Source OP control_Normal	W/R	-	OPON_N[7:0]								-


(Hex)	Operation Code	W/R	Upper Code	Lower Code								Comment	
			D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0		
E9	Source OP control_IDLE	W/R	-	OPON_[7:0]								-	
EA	Power control internal use (1)	W/R	-	STBA[15:8]								-	
EB	Power control internal use (2)	W/R	-	STBA[7:0]								-	
EC	Source control internal use (1)	W/R	-	PTBA[15:8]								-	
ED	Source control internal use (2)	W/R	-	PTBA[7:0]								-	
FF	Page select	W/R	-	-	-	-	-	-	-	-	-	PAGE_SEL[1:0] (00)	-




## 8 Application

### 8-1 Display ON / OFF


Display on flow




Display off flow



## 8-2 Standby mode




### 8-3 Deep Standby mode






## 8-4 Power ON/OFF setting flow



## 9 Electrical Characteristics

### 9-1 AC Characteristics




(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V,  $T_A = -30$  to  $70^\circ$  C)

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
DNC_SCL	tAST	Address setup time	0	-	ns	-
	tAHT	Address hold time (Write/Read)	10	-	ns	-
NCS	tCHW	Chip select "H" pulse width	0	-	-	-
	tCS	Chip select setup time (Write)	15	-	-	-
	tRCS	Chip select setup time (Read ID)	45	-	ns	-
	tRCSFM	Chip select setup time (Read FM)	355	-	-	-
	tCSF	Chip select wait time (Write/Read)	10	-	-	-
	tCSH	Chip select hold time	10	-	-	-
NWR_SCL	tWC	Write cycle	66	-	-	-
	tWRH	Control pulse "H" duration	15	-	ns	-
	tWRL	Control pulse "L" duration	15	-	-	-
NRD(ID)	tRC	Read cycle (ID)	160	-	-	-
	tRDH	Control pulse "H" duration (ID)	90	-	ns	When read ID data
	tRDL	Control pulse "L" duration (ID)	45	-	-	-
NRD(FM)	tRCFM	Read cycle (FM)	450	-	-	-
	tRDHFM	Control pulse "H" duration (FM)	90	-	ns	When read from frame memory
	tRDLFM	Control pulse "L" duration (FM)	355	-	-	-
DB17 to DB0	tDST	Data setup time	10	-	-	-
	tDHT	Data hold time	10	-	-	-
	tRAT	Read access time (ID)	-	40	ns	For maximum CL=30pF
	tRATFM	Read access time (FM)	-	340	-	For minimum CL=8pF
	tODH	Output disable time	20	80	-	-




**Note:** The input signal rise time and fall time ( $t_r$ ,  $t_f$ ) is specified at 15 ns or less.


Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Input Signal Slope



Output Signal Slope






(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, TA=-30 to 70 ° C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Serial clock cycle (Write)	tSCYCW		20	-	-	
SCL "H" pulse width (Write)	tSHW	SCL	8	-	-	ns
SCL "L" pulse width (Write)	tSLW	SCL	8	-	-	
Data setup time (Write)	tSDS	SDIO	10	-	-	ns
Data hold time (Write)	tSDH	SDIO	10	-	-	
Serial clock cycle (Read)	tSCYCR		150	-	-	
SCL "H" pulse width (Read)	tSHR	SCL	60	-	-	ns
SCL "L" pulse width (Read)	tSLR	SCL	60	-	-	
Access Time	tACC	SDI for maximum CL=30pF For minimum CL=8pF	10	-	50	ns
Output disable time	tOH	SDO For maximum CL=30pF For minimum CL=8pF	15	-	50	ns
SCL to Chip select	tSCC	SCL, NCS	20	-	-	ns
NCS "H" pulse width	tCHW	NCS	40	-	-	ns
Chip select setup time	tCSS	NCS	15	-	-	ns
Chip select hold time	tCSH	NCS	15	-	-	


**Note:** The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.


Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

#### Input Signal Slope



#### Output Signal Slope






(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, Ta = -30 to 70° C)


Item	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max.	
Pixel low pulse width	$T_{CLKLT}$	-	15	-	-	ns
Pixel high pulse width	$T_{CLKHT}$	-	15	-	-	ns
Vertical Sync. set-up time	$T_{VSST}$	-	15	-	-	ns
Vertical Sync. hold time	$T_{VSSH}$	-	15	-	-	ns
Horizontal Sync. set-up time	$T_{HSST}$	-	15	-	-	ns
Horizontal Sync. hold time	$T_{HSSH}$	-	15	-	-	ns
Data Enable set-up time	$T_{DEST}$	-	15	-	-	ns
Data Enable hold time	$T_{DEHT}$	-	15	-	-	ns
Data set-up time	$T_{DST}$	-	15	-	-	ns
Data hold time	$T_{DHT}$	-	15	-	-	ns
Phase difference of sync signal falling edge	$Thv$	-	0	-	240	Dotclk

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.


#### Input Signal Slope




#### Output Signal Slope



### Vertical Timing for RGB I/F




### Horizontal Timing for RGB I/F



Item	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max.	
<b>Vertical Timing</b>						
Vertical cycle period	$T_{VP}$	-	324	326	452	HS
Vertical low pulse width	$T_{VS}$	-	2	2	-	HS
Vertical front porch	$T_{VFP}$	-	2	2	6	HS
Vertical back porch	$T_{VBP}$	-	2	4	126	HS
Vertical blanking period	$T_{VBL}$	$T_{VBP} + T_{VFP}$	4	6	132	HS
Vertical active area	$T_{VDSIP}$	-	-	320	-	HS
			-		-	HS
			-		-	HS
Vertical refresh rate	TVRR	Frame rate	50	60	80	Hz
<b>Horizontal Timing</b>						
Horizontal cycle period	$T_{HP}$	-	244	252	1008	DOTCLK
Horizontal low pulse width	$T_{HS}$	-	2	2	256	DOTCLK
Horizontal front porch	$T_{HFP}$	-	2	4	256	DOTCLK
Horizontal back porch	$T_{HBP}$	-	2	8	256	DOTCLK
Horizontal blanking period	$T_{HBL}$	$T_{HBP} + T_{HFP}$	4	12	256	DOTCLK
Horizontal active area	$T_{HDSIP}$	-	-	240	-	DOTCLK
Pixel clock cycle TVRR=60Hz	$f_{CLKCYC}$	-	3.9	-	16.6	MHz

**Note:** (1) IOVCC=1.65 to 3.3V, VCI=2.3 to 3.3V, VSSA=VSSD=0V,  $T_A$ =-30 to 70°C (to +85°C no damage)  
 (2) Data lines can be set to "High" or "Low" during blanking time – Don't care.  
 (3) HP is multiples of DOTCLK.




Symbol	Parameter	Related Pins	Spec.			Note	Unit
			Min.	Typ.	Max.		
tRESW	Reset low pulse width <sup>(1)</sup>	NRESET	10	-	-	-	µs
tREST	Reset complete time <sup>(2)</sup>	-	-	-	5	When reset applied during STB OUT mode	ms
		-	-	-	120	When reset applied during STB mode	ms
tPRES	Reset goes high level after Power on time	NRESET & IOVCC	1	-	-	Reset goes high level after Power on	ms

**Note:** (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the table below.

NRESET Pulse	Action
Shorter than 5 µs	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence which maximum time is 120 ms, when Reset Starts in STB Out –mode). The display remains the blank state in STB –mode) and then return to Default condition for H/W reset.
- (3) During Reset Complete Time, VMF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown below:



- (5) It is necessary to wait 5msec after releasing !RES before sending commands. Also STB Out

## 10 QUALITY AND RELIABILITY

### 10-1 TEST CONDITIONS

Tests should be conducted under the following conditions :

Ambient temperature :  $25 \pm 5^{\circ}\text{C}$

Humidity :  $60 \pm 25\% \text{ RH}$ .

### 10-2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

### 10-3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.



### 10-4 APPEARANCE



An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under florescent light. The inspection area of LCD panel shall be within the range of following limits.





10-5 INSPECTION QUALITY CRITERIA

No.	Item	Criterion for defects	Class of Defec	Acceptable level												
1	Non display	No non display is allowed	Major	0.65												
2	Scratch,Dent of Plastic Mold	Serious one is not allowed	Major	0.65												
3	Scratch on FPC	By limited sample	Major	0.65												
4	Dot Defect	<table border="1"> <thead> <tr> <th>Item</th> <th>Number</th> </tr> </thead> <tbody> <tr> <td>Bright dot defect</td> <td><math>N \leq 0</math></td> </tr> <tr> <td>Black dot defect</td> <td><math>N \leq 2</math></td> </tr> <tr> <td>Total</td> <td><math>N \leq 2</math></td> </tr> </tbody> </table>	Item	Number	Bright dot defect	$N \leq 0$	Black dot defect	$N \leq 2$	Total	$N \leq 2$	Minor	1.5				
Item	Number															
Bright dot defect	$N \leq 0$															
Black dot defect	$N \leq 2$															
Total	$N \leq 2$															
5	Line Defect	None	Minor	1.5												
6	Uneven Brightness : Line Shape	None	Major	0.65												
7	Uneven Brightness : Dot Shape	None	Major	0.65												
8	Display pattern	 <p>Unit:mm</p> <table border="1"> <tbody> <tr> <td><math>\frac{A+B}{2} \leq 0.30</math></td> <td><math>0 &lt; C</math></td> <td><math>\frac{D+E}{2} \leq 0.25</math></td> <td><math>\frac{F+G}{2} \leq 0.25</math></td> </tr> </tbody> </table> <p>Note: 1. Acceptable up to 3 damages 2. NG if there're two or more pinholes per dot</p>	$\frac{A+B}{2} \leq 0.30$	$0 < C$	$\frac{D+E}{2} \leq 0.25$	$\frac{F+G}{2} \leq 0.25$	Minor	1.5								
$\frac{A+B}{2} \leq 0.30$	$0 < C$	$\frac{D+E}{2} \leq 0.25$	$\frac{F+G}{2} \leq 0.25$													
9	Scratch of Polarizer :Dot Shape s  Size: $D = \frac{A+B}{2}$	<table border="1"> <thead> <tr> <th>Size D (mm)</th> <th>Acceptable number</th> </tr> </thead> <tbody> <tr> <td><math>D \leq 0.1</math></td> <td>Ignore</td> </tr> <tr> <td><math>0.1 &lt; D \leq 0.3</math></td> <td>3</td> </tr> <tr> <td><math>0.3 &lt; D</math></td> <td>0</td> </tr> </tbody> </table>	Size D (mm)	Acceptable number	$D \leq 0.1$	Ignore	$0.1 < D \leq 0.3$	3	$0.3 < D$	0	Minor	1.5				
Size D (mm)	Acceptable number															
$D \leq 0.1$	Ignore															
$0.1 < D \leq 0.3$	3															
$0.3 < D$	0															
10	Scratch of Polarizer :  Line Shape  	<table border="1"> <thead> <tr> <th>Width (mm)</th> <th>Length (mm)</th> <th>Acceptable number</th> </tr> </thead> <tbody> <tr> <td><math>W \leq 0.05</math></td> <td><math>L \leq 0.3</math></td> <td>Ignore</td> </tr> <tr> <td><math>0.1 &lt; W \leq 0.05</math></td> <td><math>0.3 &lt; L \leq 2.0</math></td> <td><math>N \leq 3</math></td> </tr> <tr> <td><math>0.1 &lt; W</math></td> <td>-</td> <td>See dot shape</td> </tr> </tbody> </table>	Width (mm)	Length (mm)	Acceptable number	$W \leq 0.05$	$L \leq 0.3$	Ignore	$0.1 < W \leq 0.05$	$0.3 < L \leq 2.0$	$N \leq 3$	$0.1 < W$	-	See dot shape	Minor	1.5
Width (mm)	Length (mm)	Acceptable number														
$W \leq 0.05$	$L \leq 0.3$	Ignore														
$0.1 < W \leq 0.05$	$0.3 < L \leq 2.0$	$N \leq 3$														
$0.1 < W$	-	See dot shape														

11	Bubble in polarizer	<table border="1"> <thead> <tr> <th data-bbox="451 255 788 293">Size D (mm)</th> <th data-bbox="788 255 1190 293">Acceptable number</th> </tr> </thead> <tbody> <tr> <td data-bbox="451 293 788 327"><math>D \leq 0.3</math></td> <td data-bbox="788 293 1190 327">Ignore</td> </tr> <tr> <td data-bbox="451 327 788 360"><math>0.30 &lt; D \leq 0.50</math></td> <td data-bbox="788 327 1190 360">1</td> </tr> <tr> <td data-bbox="451 360 788 394"><math>0.50 &lt; D</math></td> <td data-bbox="788 360 1190 394">0</td> </tr> </tbody> </table>	Size D (mm)	Acceptable number	$D \leq 0.3$	Ignore	$0.30 < D \leq 0.50$	1	$0.50 < D$	0	Minor	1.5				
Size D (mm)	Acceptable number															
$D \leq 0.3$	Ignore															
$0.30 < D \leq 0.50$	1															
$0.50 < D$	0															
12	Stains inclusion : Line shape	<table border="1"> <thead> <tr> <th data-bbox="451 465 644 504">Width (mm)</th> <th data-bbox="644 465 903 504">Length (mm)</th> <th data-bbox="903 465 1190 504">Acceptable number</th> </tr> </thead> <tbody> <tr> <td data-bbox="451 504 644 537"><math>W \leq 0.04</math></td> <td data-bbox="644 504 903 537">Ignore</td> <td data-bbox="903 504 1190 537">Not Allowed</td> </tr> <tr> <td data-bbox="451 537 644 571"><math>0.04 &lt; W \leq 0.06</math></td> <td data-bbox="644 537 903 571"><math>L \leq 0.8</math></td> <td data-bbox="903 537 1190 571">Not Allowed</td> </tr> <tr> <td data-bbox="451 571 644 604"><math>0.06 &lt; W</math></td> <td data-bbox="644 571 903 604">-</td> <td data-bbox="903 571 1190 604">Not Allowed</td> </tr> </tbody> </table>	Width (mm)	Length (mm)	Acceptable number	$W \leq 0.04$	Ignore	Not Allowed	$0.04 < W \leq 0.06$	$L \leq 0.8$	Not Allowed	$0.06 < W$	-	Not Allowed	Minor	1.5
Width (mm)	Length (mm)	Acceptable number														
$W \leq 0.04$	Ignore	Not Allowed														
$0.04 < W \leq 0.06$	$L \leq 0.8$	Not Allowed														
$0.06 < W$	-	Not Allowed														
13	Stains inclusion : dot shape	<table border="1"> <thead> <tr> <th data-bbox="451 642 788 680">Size D (mm)</th> <th data-bbox="788 642 1190 680">Acceptable number</th> </tr> </thead> <tbody> <tr> <td data-bbox="451 680 788 714"><math>D \leq 0.1</math></td> <td data-bbox="788 680 1190 714">Not Allowed</td> </tr> <tr> <td data-bbox="451 714 788 748"><math>0.1 &lt; D \leq 0.2</math></td> <td data-bbox="788 714 1190 748">Not Allowed</td> </tr> <tr> <td data-bbox="451 748 788 779"><math>0.25 &lt; D</math></td> <td data-bbox="788 748 1190 779">Not Allowed</td> </tr> </tbody> </table>	Size D (mm)	Acceptable number	$D \leq 0.1$	Not Allowed	$0.1 < D \leq 0.2$	Not Allowed	$0.25 < D$	Not Allowed	Minor	1.5				
Size D (mm)	Acceptable number															
$D \leq 0.1$	Not Allowed															
$0.1 < D \leq 0.2$	Not Allowed															
$0.25 < D$	Not Allowed															
14	Newton Ring	<p>(A). The lightness of environment is 500 Lux</p> <p>(B). The distance between product and eye is about 30cm</p> <p>(C). The angle of 60° between eye</p> <p>(D). Please find data below for your reference</p> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;">  <p>Transmitted</p> </div> <div style="text-align: center;">  <p>Reflected light</p> </div> </div> <p style="text-align: center;">Not Allowed Newton Ring</p>	Major	0.65												

## 10-6 RELIABILITY

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=72 hrs	
Low Temperature Operation	-20±3°C , t=72 hrs	
High Temperature Storage	80±3°C , t=72hrs	1,2
Low Temperature Storage	-30±3°C , t=72 hrs	1,2
Temperature /Humidity Storage Test	60°C, Humidity 90%, 72 hrs	1,2
Temperature /Humidity Operation Test	40°C, Humidity 90%, 72 hrs	1,2
Thermal Shock Test	-20°C ~ 70°C 60 min 60 min. ( 1 cycle ) Total 20 cycle	1,2
Vibration Test (Packing)	Sweep frequency : 10~55~10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis	2
Static Electricity	150pF 330 ohm ±8kV, 10times air discharge ±5kV, 10times contact discharge	

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35°C , 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

## 11 USE PRECAUTIONS

### 11-1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

### 11-2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

### 11-3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

### 11-4 Operating precautions


- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC drive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2V<sub>dd</sub> or less and H level: 0.8V<sub>dd</sub> or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.

8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

#### 11-5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one years warrantee for all products and three months warrantee for all repairing products.

# 12 MECHANICAL DRAWING



1	2	3	4	5	6	7	8	9	10	11	12
TOLERANCE GRADE(%)						A	B	DIM.			
~6						0.05	0.1	MM			
6~18						0.08	0.18	JE NO.			
18~50						0.1	0.28				
50~180						0.2	0.4	PARTS NO. LCM			
180~						0.3	0.5	240320G			
DWG. NO.						*101265MA					
SHEET						1 OF 1					

REV	REVISION RECORD	DATE	NAME
0	NEW RELEASE	12-20-10	SNOW