

SPECIFICATIONS

| CUSTOMER | |
|-------------------|---------------------|
| CUSTOMER PART NO. | |
| AMP PART NO. | AM-240320MHTNQW-00H |
| APPROVED BY | |
| DATE | |

☑ Approved For Specifications□ Approved For Specifications & Sample

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

| APPROVED BY | CHECKED BY | ORGANIZED BY |
|-------------|------------|--------------|
| | | |
| | | |
| | | |

RECORD OF REVISION

| Revision Date | Page | Contents | Editor |
|---------------|------|-------------|--------|
| 2015/01/13 | | New Release | Mark |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

1 Features

This display module is a color active matrix thin film transistor (TFT) liquid crystal display that uses amorphous silicon TFT as a switching device. This TFT LCD panel has a 2.8 inch diagonally measured active display area with QVGA resolution (240 horizontal by 320 vertical pixels array). It is suitable for hand-held application. The LCD adopts one backlight with High brightness 4-lamps white LED.

- (1) LCD: 1.1 Amorphous-TFT 2.8 inch display, transmissive, normally white type.
 - 1.2 240(RGB) X320 dots Matrix
 - 1.3 LCD Driver IC: ST7789V
 - 1.4 Viewing Direction 12 o'clock (Gray Inversion)
- (2) Compatible with ROHS Standard
- (3) MCU Interface: SPI interface.
- (4) MPU interface: 18bits and 6bits, parallel interface.

2 Mechanical specifications

| ltem | Specifications | unit |
|-------------------------|-----------------------------|------|
| Display resolution(dot) | 240(W) x 320(H) | dots |
| Active area | 43.2 (W) x 57.6(H) | mm |
| Pixel pitch | 0.180 (W) x 0.180 (H) | mm |
| Pixel Arrangement | R.G.B -stripe | - |
| Overall dimension | 50.2 (W) x 98.5(H) x 3.0(D) | mm |
| Viewing direction | 12 o'clock (Gray Inversion) | - |
| Response Time | 16 | ms |
| Contrast ratio | 500 | - |
| Display Type | Transmissive | - |
| Display Mode | Normally White | - |

3 Absolute max. ratings and environment

3.1 Absolute max. ratings

| | | | Ta=25 | °C GI | ND=0V |
|------------------------|---------------|------|---------|-------|---------|
| ltem | Symbol | Min. | Max. | Unit | Remarks |
| Power voltage | VDD – GND | -0.3 | +4.6 | V | - |
| Logic Power voltage | LED A – LED K | -0.3 | +4.0 | V | - |
| Input voltage | VIN | -0.3 | VDD+0.5 | V | - |

3.2 Environment

| Item | Symbol | Min. | Max. | Unit | Note |
|-----------------------|--------|------|------|------|------|
| Operating Temperature | Тор | -20 | 70 | °C | |
| Storage Temperature | Tst | -30 | 80 | °C | - |

4 Electrical specifications

| Item | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|------------------|------------|---------------------|------|---------------------|------|
| Operating voltage | V _{DD} | | 2.4 | 2.75 | 3.3 | V |
| I/O Supply Voltage | V _{DDI} | | 1.65 | 1.8 | 3.3 | V |
| High-level input voltage | V _{IH} | | 0.8V _{DDI} | | V _{DDI} | V |
| Low-level input voltage | V _{IL} | | 0 | | 0.2V _{DDI} | V |

4.1 Electrical characteristics of LCM

4.2 LED back light specification

| ltem | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | |
|-----------------------|-----------------|----------------------------|-------|------|------|------|--|
| Forward voltage | V _f | I _f =80mA | 2.8 | 3.0 | 3.5 | V | |
| Forward current | l _f | 4-chip Parallel | - | 80 | - | mA | |
| Power Consumption | P _{BL} | I _f =80mA | - | 288 | - | mW | |
| Uniformity (with L/G) | - | l _f =80mA | 80%*1 | - | - | - | |
| Luminous color | White | | | | | | |
| Chip connection | | 4 chip parallel connection | | | | | |







5 Optical characteristics

Optical characteristics

| ltem | I | Symbol | Conditions | Min | Тур | Max | Unit | Note |
|------------------|------------|--------|--|-------|-------|-------|---------------------------|------|
| Contrast Ratio | | CR | Viewing | - | 500 | - | - | |
| Response Time | | Tr+Tf | relation relatio relation relation relation relation relation relation re | - | 16 | - | ms | (4) |
| | Тор | θт | | - | 70 | - | | |
| Viewing Angle | Botto m | Өв | CR≧10 | - | 50 | - | deg | (2) |
| | Left | θL | | - | 70 | - | | |
| | Right | θr | | - | 70 | - | | |
| | Red | XR | | 0.576 | 0.626 | 0.676 | - | |
| | | YR | | 0.286 | 0.336 | 0.386 | | |
| | Green | XG | Viewing | 0.226 | 0.276 | 0.326 | | |
| Module | Green | YG | normal angle | 0.500 | 0.550 | 0.600 | | |
| Chromaticity | Blue | Хв | $A_{x} = A_{y} = 0$ | 0.094 | 0.144 | 0.194 | - | - |
| | Diue | YΒ | $\mathbf{O}\mathbf{x} = \mathbf{O}\mathbf{y} = \mathbf{O}$ | 0.080 | 0.130 | 0.180 | | |
| | W/hite | Xw | | 0.257 | 0.307 | 0.357 | | |
| | while | Yw | | 0.279 | 0.329 | 0.379 | | |
| Brightness | | - | LCD center | 200 | 250 | - | Cd/ m ^² | (1) |

Note (1) Measurement Setup:

The LCD module should be stabilized at given temperature(25°C) for 15 minutes to

avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 15 minutes in a

windless room.



Figure 2 Measurement Setup

Note (2) Definition of Viewing Angle



Figure 3 Definition of Viewing Angle

Note (3) Definition Of Contrast Ratio (CR)

The contrast ratio can be calculated by the following expression

Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63, L0: Luminance of gray level 0

Note (4) Definition Of Response Time



Figure 4 Definition of Response Time

6. Electrical Specifications

6.1 TFT LCD Panel FPC Descriptions

| 1 2 NC No Connection. 3 4 -Chip selection pin -Chip selection pin 6 /CS -Chip selection pin -Chip selection pin 7 WRX -Display data/command selection pin in 4-line serial interface. 7 WRX -Display data/command selection pin in parallel interface. 8 DCX/SCL -Unisplay data/command selection pin in parallel interface. 9 RD -ff not used, please fix this pin at VDDI or DGND. 9 RD -ff not used, please fix this pin at VDDI or DGND. 10 SDI -Read enable in 8080 MCU parallel interface. 11 SDO -Read enable in 8080 MCU parallel interface. 11 SDI -If not used, please fix this pin at VDDI or DGND. 11 -The data is latched on the rising edge of the SCL signal. 11 SDO Serial bus interface data output pin. 12 DB0/PD0 Serial bus interface data output pin. 13 DB1/PD1 Serial Mode/Digital RGB Interface SDI, SDO /PD [17:0] 12 DB1/PD10 Serial Mode/Digital RGB Interface SDI, SDO /PD [17:0] 12 DB1/PD11 DB1/PD11 <th>Pin No.</th> <th>Terminal</th> <th colspan="4">Functions</th> | Pin No. | Terminal | Functions | | | | |
|--|---------|-----------|--|--|--|--|--|
| 2 NC No Connection. 4 | 1 | | | | | | |
| 3 110 111 110 110 111 110 110 111 110 110 111 110 111 110 111 110 111 110 110 111 110 | 2 | NC | No Connection | | | | |
| 4 - 5 GND GND-terminal. 6 /CS -Chip selection pin 6 /CS High disable. 7 WRX -Write enable in MCU parallel interface. 7 WRX -Display data/command selection pin in 4-line serial interface. 8 DCX/SCL | 3 | | | | | | |
| 5 GND GND-terminal. 6 /CS -Chip selection pin 6 /CS Low enable. High disable. -Write enable in MCU parallel interface. 7 WRX -Second Data lane in 2 data lane serial interface. 8 DCX/SCL -Display data/command selection pin in parallel interface. 9 RD -Display data/command selection pin in parallel interface. 9 RD -Pisplay data or parameter. DCX/SCL DCX=17: display data or parameter. DCX=00: command data. -If not used, please fix this pin at VDDI or DGND. 9 RD -Read enable in 8080 MCU parallel interface. 11 SDI -The data is latched on the rising edge of the SCL signal. 11 SDO Serial bus interface data output pin. 12 DB0/PD0 13 13 DB4/PD1 Serial Mode/Digital RGB Interface 14 DB9/PD9 Serial Mode/Digital RGB Interface 15 DB3/PD3 Serial Mode/Digital RGB Interface 16 DB4/PD4 Serial Mode/Digital RGB Interface 17 DB5/PD5 Serial Mode/Digital RGB Interface < | 4 | | | | | | |
| 6 /CS -Chip selection pin Low enable. High disable. 7 WRX -Write enable in MCU parallel interface. - Display data/command selection pin in 4-line serial interface. - Second Data lane in 2 data lane serial interface. - Second Data lane in 2 data lane serial interface. - Jf not used, please fix this pin at VDDI or DGND. 8 DCX/SCL -Display data/command selection pin in parallel interface. - This pin is used to be serial interface clock. DCX=1'1: display data or parameter. DCX=0': command data. - If not used, please fix this pin at VDDI or DGND. 9 RD -Read enable in 8080 MCU parallel interface. - If not used, please fix this pin at VDDI or DGND. 10 SDI -IM3: High, SPI interface input pin. - The data is latched on the rising edge of the SCL signal. - If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. - If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. - If not used, please fix this pin at VDDI or DGND level. 12 DB0/PD0 13 DB1/PD1 14 DB2/PD5 18 DB6/PD6 19 DB1/PD10 20 DB8/PD8 21 DB1/PD10 23 DB11/PD11 24 DB12/PD15 25 DB13/PD15 26 DB14/PD14 27 DB16/PD16 < | 5 | GND | GND-terminal. | | | | |
| 6 //CS Low enable. High disable. 7 WRX -Write enable in MCU parallel interface. - Display data/command selection pin in 4-line serial interface. - Second Data lane in 2 data lane serial interface. - Jesplay data/command selection pin in parallel interface. - This pin is used to be serial interface clock. DCX='1': display data or parameter. DCX='0': command data. -If not used, please fix this pin at VDDI or DGND. 9 RD -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. 10 SDI -If not used, please fix this pin at VDDI or DGND. 11 SDO -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. 11 SDI -If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. -The data is latched on the rising edge of the SCL signal. -If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. Let SDO as open when not in use. 12 DB0/PD0 Serial Mode/Digital RGB Interface Mode BD Pin in use BC: 0]=PD[17:0] G[5:0]=PD[17:12] 20 DB8/PD8 21 DB1/PD11 24 DB12/PD12 25 DB13/PD13 26 24 DB14/PD14 27 DB14/PD14 27 Fin 200 20 Fin 200 20 25 DB13/PD15 28 DB16/PD16 | | | -Chip selection pin | | | | |
| 1 High disable. Write enable in MCU parallel interface. - Display data/command selection pin in 4-line serial interface. 7 WRX - Display data/command selection pin in 4-line serial interface. 8 DCX/SCL - Display data/command selection pin in parallel interface. 9 RD -Display data/command selection pin in parallel interface. 9 RD -Read enable in 8080 MCU parallel interface. 9 RD -Read enable in 8080 MCU parallel interface. 10 SDI -If not used, please fix this pin at VDDI or DGND. 10 SDI -If not used, please fix this pin at VDDI or DGND. 11 SDO Serial bus interface input pin. 12 DB0/PD0 Serial bus interface data output pin. 13 DB1/PD1 14 DB2/PD2 15 DB3/PD5 18 DB6/PD6 19 DB1/PD1 20 DB8/PD6 21 DB1/PD10 22 DB1/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 | 6 | /CS | Low enable. | | | | |
| 7 WRX -Display data/command selection pin in 4-line serial interface. - Second Data lane in 2 data lane serial interface. - <i>If not used, please fix this pin at VDDI or DGND</i> . 8 DCX/SCL -Display data/command selection pin in parallel interface. DCX='1': display data or parameter. DCX='0': command data. - <i>If not used, please fix this pin at VDDI or DGND</i> . 9 RD -Read enable in 8080 MCU parallel interface. - <i>If not used, please fix this pin at VDDI or DGND</i> . 10 SDI -The data is latched on the rising edge of the SCL signal. - <i>If not used, please fix this pin at VDDI or DGND</i> . 11 SDO Serial bus interface data output pin. - <i>If not used, please fix this pin at VDDI or DGND</i> level. 11 SDO Serial bus interface data output pin. - <i>If not used, please fix this pin at VDDI or DGND level</i> . 11 SDO Serial bus interface data output pin. - <i>If not used, please fix this pin at VDDI or DGND level</i> . 12 DB0/PD0 Serial bus interface data output pin. Let SDO as open when not in use. 12 DB0/PD0 13 DB1/PD1 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB(/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 <t< td=""><td></td><td></td><td>High disable.</td></t<> | | | High disable. | | | | |
| 7 WRX - Display data/command selection pin in 4-mile selection interface. - Second Data lane in 2 data lane serial interface. - If not used, please fix this pin at VDDI or DGND. 8 DCX/SCL -Display data/command selection pin in parallel interface. - This pin is used to be serial interface clock. DCX='1': display data or parameter. DCX='0': command data. - If not used, please fix this pin at VDDI or DGND. 9 RD -Read enable in 8080 MCU parallel interface. - If not used, please fix this pin at VDDI or DGND. 10 SDI -IM3: High, SPI interface input pin. - The data is latched on the rising edge of the SCL signal. - If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. Let SDO as open when not in use. 12 DB0/PD0 Serial bus interface data output pin. Let SDO as open when not in use. 13 DB1/PD1 Serial Mode/Digital RGB Interface Mode SDI, SDO/ PD [17:0] B[5:0]=PD[17:12] 20 DB8/PD8 21 DB1/PD10 23 Serial Mode/Digital RGB Interface Mode SDI, SDO/ PD [17:12] 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 B14/PD14 27 B15/PD15 28 28 DB16/PD16 29 DB17/PD17 P | | | -write enable in MCU parallel interface. | | | | |
| -If not used, please fix this pin at VDDi or DGND. 8 DCX/SCL 9 RD 9 RD -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. 9 RD -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. 10 SDI 10 SDI 11 SDO 12 DB0/PD0 13 DB1/PD1 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 B7/PD7 20 DB8/PD8 21 DB1/PD11 22 DB1/PD10 23 DB1/PD11 24 DB3/PD3 25 DB13/PD13 26 DB1/PD11 27 DB1/PD11 28 DB1/PD16 29 DB1/PD16 | 7 | WRX | - Display data/command selection pin in 4-line serial interface. | | | | |
| B DCX/SCL Display data/command selection pin in parallel interface. -This pin is used to be serial interface clock. DCX='1': display data or parameter. DCX='0': command data. -If not used, please fix this pin at VDDI or DGND. 9 RD -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. 10 SDI -IM3: High, SPI interface input pin. -The data is latched on the rising edge of the SCL signal. -If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. Let SDO as open when not in use. 12 DB0/PD0 13 DB1/PD1 14 14 DB2/PD2 15 BB3/PD3 16 15 DB3/PD5 18 Serial Mode/Digital RGB Interface Mode 21 DB9/PD9 22 DB1/PD10 Mode 23 DB11/PD11 24 DB12/PD12 25 24 DB13/PD13 26 25 DB13/PD14 27 26 DB14/PD14 27 27 DB15/PD15 28 28 DB16/PD16 29 | | | -If not used, please fix this pin at VDDI or DGND. | | | | |
| 8 DCX/SCL -This pin is used to be serial interface clock. DCX='1': display data or parameter. DCX='0': command data. -If not used, please fix this pin at VDDI or DGND. 9 RD -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. 10 SDI -The data is latched on the rising edge of the SCL signal. -If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. Let SDO as open when not in use. 12 DB0/PD0 13 DB1/PD1 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB1/PD10 22 DB1/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | | | -Display data/command selection pin in parallel interface. | | | | |
| 8 DCX/SCL DCX='1': display data or parameter. DCX='0': command data. 9 RD -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. -IM: hot used, please fix this pin at VDDI or DGND. 10 SDI -If not used, please fix this pin at VDDI or DGND. 11 SDO -IM: High, SPI interface input pin. 11 SDO Serial bus interface data output pin. 12 DB0/PD0 Serial bus interface data output pin. 14 DB2/PD2 | | | -This pin is used to be serial interface clock. | | | | |
| DCX='0': command data.If not used, please fix this pin at VDDI or DGND.P-Read enable in 8080 MCU parallel interface.II-If not used, please fix this pin at VDDI or DGND.IIISDISDI-Iff not used, please fix this pin at VDDI or DGND level.IIISDOSerial bus interface data output pin.Let SDO as open when not in use.IIDB0/PD0IIDB1/PD1IIIDB3/PD3IIIDB5/PD5IIIDB6/PD6IIISerial Mode/Digital RGB InterfaceSDISDI, SDO/ PD [17:0]SDISerial Mode/Digital RGB InterfaceSDISDI/S00/ PD [17:12]SDISDI/S01/PD1SDISB1/PD1IIISB1/PD1IIIDB1/PD1IIIDB5/PD5IIIDB5/PD5IIIIDB1/PD1IIIISErial Mode/Digital RGB InterfaceSDI, SDO/ PD [17:0]SDI SDI/PD10IIIIDB1/PD11IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | 8 | DCX/SCL | DCX='1': display data or parameter. | | | | |
| 9RDff not used, please fix this pin at VDDI or DGND. -Read enable in 8080 MCU parallel interface. -if not used, please fix this pin at VDDI or DGND.10SDIIf not used, please fix this pin at VDDI or DGND is lateral as latched on the rising edge of the SCL signal. The data is latched on the rising edge of the SCL signal. -If not used, please fix this pin at VDDI or DGND level.11SDOSerial bus interface data output pin. Let SDO as open when not in use.12DB0/PD013DB1/PD114DB2/PD215DB3/PD316DB4/PD417DB5/PD518DB6/PD619DB7/PD720DB8/PD8 Bel/PD121DB9/PD922DB10/PD1023DB11/PD1124DB12/PD1225DB13/PD1326DB14/PD14 2727DB15/PD1528DB16/PD16 2929DB17/PD17 | | | DCX='0': command data. | | | | |
| 9 RD -Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at VDDI or DGND. 10 SDI -IM3: High, SPI interface input pin. -The data is latched on the rising edge of the SCL signal. -If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. Let SDO as open when not in use. 12 DB0/PD0 Serial bus interface data output pin. Let SDO as open when not in use. 14 DB2/PD2 | | | -If not used, please fix this pin at VDDI or DGND. | | | | |
| 10SDI-Influt used, please inx this pin at VDD of DEND.10SDI-IM3: High, SPI interface input pin. -The data is latched on the rising edge of the SCL signal. -If not used, please fix this pin at VDDI or DGND level.11SDOSerial bus interface data output pin. Let SDO as open when not in use.12DB0/PD013DB1/PD114DB2/PD215DB3/PD316DB4/PD417DB5/PD518DB6/PD619DB7/PD720DB8/PD821DB9/PD922DB10/PD1023DB11/PD1124DB12/PD1225DB13/PD1326DB14/PD1427DB15/PD1528DB16/PD1629DB17/PD17 | 9 | RD | -Read enable in 8080 MCU parallel interface. | | | | |
| 10 SDI -The data is latched on the rising edge of the SCL signal. 11 SDO -If not used, please fix this pin at VDDI or DGND level. 11 SDO Serial bus interface data output pin. 12 DB0/PD0 13 DB1/PD1 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | | | -IT NOT USED, please TIX THIS PIN AT VUDI OF DGND. | | | | |
| Initial data is data | 10 | SDI | -inio. righ, or intendue input pin. | | | | |
| Mode DB Pin in use 11 SDO Serial bus interface data output pin. Let SDO as open when not in use. 12 DB0/PD0 Let SDO as open when not in use. 13 DB1/PD1 Let SDO as open when not in use. 14 DB2/PD2 DB3/PD3 16 DB4/PD4 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 Mode Serial Mode/Digital RGB Interface Mode 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 10 | 001 | -If not used, please fix this pin at VDDI or DGND level. | | | | |
| 11 SDO Let SDO as open when not in use. 12 DB0/PD0 13 DB1/PD1 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | | | Serial bus interface data output pin. | | | | |
| 12 DB0/PD0 13 DB1/PD1 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 11 | SDO | Let SDO as open when not in use. | | | | |
| 13 DB1/PD1 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 12 | DB0/PD0 | | | | | |
| 14 DB2/PD2 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 13 | DB1/PD1 | | | | | |
| 15 DB3/PD3 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 14 | DB2/PD2 | | | | | |
| 16 DB4/PD4 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 15 | DB3/PD3 | | | | | |
| 17 DB5/PD5 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 16 | DB4/PD4 | | | | | |
| 18 DB6/PD6 19 DB7/PD7 20 DB8/PD8 21 DB9/PD9 22 DB10/PD10 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 17 | DB5/PD5 | | | | | |
| 19 DB7/PD7 Mode DB Pin in use 20 DB8/PD8 Serial Mode/Digital RGB Interface Mode SDI, SDO/ PD [17:0] 21 DB9/PD9 Mode Mode B[5:0]=PD[5:0] 22 DB10/PD10 Mode R[5:0]=PD[11:6] R[5:0]=PD[17:12] 23 DB11/PD11 Final Mode/Digital RGB RGB R[5:0]=PD[17:12] 24 DB12/PD12 Final Mode/Digital RGB RGB R[5:0]=PD[17:12] 25 DB13/PD13 Final Mode/Digital RGB RGB R[5:0]=PD[17:12] 26 DB14/PD14 Final Mode/Digital RGB Final Mode/Digital RGB Final RGB 27 DB15/PD15 Final Mode/Digital RGB Final RGB Final RGB 28 DB16/PD16 Final RGB Final RGB Final RGB 29 DB17/PD17 Final RGB Final RGB Final RGB | 18 | DB6/PD6 | | | | | |
| 20 DB8/PD8 Serial Mode/Digital RGB Interface Mode SDI, SDO/ PD [17:0] 21 DB9/PD9 Mode B[5:0]=PD[5:0] 22 DB10/PD10 R[5:0]=PD[11:6] R[5:0]=PD[17:12] 23 DB11/PD11 R[5:0]=PD[17:12] R[5:0]=PD[17:12] 24 DB12/PD12 R[5:0]=PD[17:12] R[5:0]=PD[17:12] 25 DB13/PD13 R[5:0]=PD[17:12] R[5:0]=PD[17:12] 26 DB14/PD14 R[5:0]=PD[15 R[5:0]=PD[17:12] 28 DB16/PD16 R[5:0]=PD[17 29 DB17/PD17 R[5:0]=PD[17 | 19 | DB7/PD7 | Mode DB Pin in use | | | | |
| 21 DB9/PD9 Serial Mode/Digital RGB Interface B[3.0]-PD[3.0] 22 DB10/PD10 G[5:0]=PD[11:6] 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 20 | DB8/PD8 | Sprink Mode/Digital BCB Interface BI5:01-DDI5:01 | | | | |
| 22 DB10/PD10 Information of the print of the prin of the prin of the print of the prin of the print of the prin o | 21 | DB9/PD9 | | | | | |
| 23 DB11/PD11 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 22 | DB10/PD10 | R[5:0]=PD[17:12] | | | | |
| 24 DB12/PD12 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 23 | DB11/PD11 | | | | | |
| 25 DB13/PD13 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 24 | DB12/PD12 | | | | | |
| 26 DB14/PD14 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 25 | DB13/PD13 | | | | | |
| 27 DB15/PD15 28 DB16/PD16 29 DB17/PD17 | 26 | DB14/PD14 | | | | | |
| 28 DB16/PD16 29 DB17/PD17 | 27 | DB15/PD15 | | | | | |
| 29 DB17/PD17 | 28 | DB16/PD16 | | | | | |
| | 29 | DB17/PD17 | | | | | |

Date: 2015/01/13

| 30 | /RESET | -This signal will reset the device and it must be applied to properly initialize the chip. -Signal is active low. |
|----|--------|--|
| 31 | ENABLE | -Data enable signal for RGB interface operation. -If not used, please fix this pin at VDDI or DGND. |
| 32 | DOTCLK | -Dot clock signal for RGB interface operation. <i>-If not used, please fix this pin at VDDI or DGND.</i> |
| 33 | HSYNC | -Horizontal (Line) synchronizing input signal for RGB interface operation. - If not used, please fix to VDDI or DGND. |
| 34 | VSYNC | -Vertical (Frame) synchronizing input signal for RGB interface operation. -If not used, please fix to the VDDI or DGND. |
| 35 | VDDI | A supply voltage to the internal logic: $VDDI = 1.65 \times 3.3 V$ |
| 36 | VDDI | A supply voltage to the internal logic. VDDI – 1.05~5.5V. |
| 37 | VDD | A supply voltage to the analog circuit. Connect to an external power supply of $2.4 \sim 3.3$ V. |
| 38 | GND | GND-terminal. |
| 39 | LED_A | LED Anode. |
| 40 | LED_K1 | |
| 41 | LED_K2 | LED Cathode |
| 42 | LED_K3 | |
| 43 | LED_K4 | |
| 44 | GND | GND-terminal |

6.2 System Function Command Table

(Please refer to ST7789 data sheet)

7 Application

7.1 Power ON/OFF Sequence

VDDI and VDD can be applied in any order. VDD and VDDI can be power down in any order. During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 120msec after RESX has been released. During power off, if LCD is in the Sleep In mode, VDDI or VDD can be powered down minimum 0msec after RESX has been released. CSX can be applied at any timing or can be permanently grounded. RESX has

priority over CSX.

Note 1: There will be no damage to the display module if the power sequences are not met.

Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.

Note 4: If RESX line is not held stable by host during Power On Sequence as defined in the sequence below, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below



7.1.1 Uncontrolled Power Off

The uncontrolled power-off means a situation which removed a battery without the controlled power off sequence. It will neither damage the module or the host interface.

If uncontrolled power-off happened, the display will go blank and there will not any visible effect on the display (blank display) and remains blank until "Power On Sequence" powers it up.

7.2 Power Level Definition

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption

- 1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 262,144 colors.
- Partial Mode On, Idle Mode Off, Sleep Out.
 In this mode part of the display is used with maximum 262,144 colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode

In this mode, the DC: DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

7.3 Power Flow Chart



8 Electrical Characteristics

8.1 AC Characteristics (8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus)

| Signal | Symbol | Parameter | | Мах | Unit | Description |
|----------|--------------------|------------------------------------|-----|-----|------|-------------------|
| DICX | T _{AST} | Address setup time | 0 | | ns | |
| DICX | T _{AHT} | Address hold time (Write/Read) | 10 | | ns | - |
| | Т _{снw} | Chip select "H" pulse width | 0 | | ns | |
| | T _{cs} | Chip select setup time (Write) | 15 | | ns | |
| COV | T _{RCS} | Chip select setup time (Read ID) | 45 | | ns | |
| 037 | T _{RCSFM} | Chip select setup time (Read FM) | 355 | | ns | - |
| | T _{CSF} | Chip select wait time (Write/Read) | 10 | | ns | |
| | T _{CSH} | Chip select hold time | 10 | | ns | |
| | T _{wc} | Write cycle | 66 | | ns | |
| WRX | T _{WRH} | Control pulse "H" duration | 15 | | ns | |
| | T _{WRL} | Control pulse "L" duration | 15 | | ns | |
| | T _{RC} | Read cycle (ID) | 160 | | ns | |
| RDX (ID) | T _{RDH} | Control pulse "H" duration (ID) | 90 | | ns | When read ID data |
| | T _{RDL} | Control pulse "L" duration (ID) | 45 | | ns | |
| PDV | T _{RCFM} | Read cycle (FM) | 450 | | ns | When read from |
| | T _{RDHFM} | Control pulse "H" duration (FM) | 90 | | ns | frame memory |
| (= 101) | T _{RDLFM} | Control pulse "L" duration (FM) | 355 | | ns | name memory |
| D[17:0] | T _{DST} | Data setup time | 10 | | ns | For CL=30pF |
| | T _{DHT} | Data hold time | 10 | | ns | |
| | T _{RAT} | Read access time (ID) | | 40 | ns | |
| | TRATEM | Read access time (FM) | | 340 | ns | |
| | T _{odh} | Output disable time | 20 | 80 | ns |] |

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta= -30 to 70 $\,\%$



Parallel Interface Timing Characteristics (8080-Series MCU Interface) 8.2 AC Characteristics (SPI Interface Timing Characteristics)

| Signal | Symbol | Parameter | Min | Max | Unit | Description |
|--------|--------------------|--------------------------------|-----|-----|------|---------------------|
| CSX | T _{CSS} | Chip select setup time (write) | 15 | | ns | |
| | T _{CSH} | Chip select hold time (write) | 15 | | ns | |
| | T _{CSS} | Chip select setup time (read) | 60 | | ns | |
| | T _{SCC} | Chip select hold time (read) | 65 | | ns | |
| | T _{CHW} | Chip select "H" pulse width | 40 | | ns | |
| SCL | T _{SCYCW} | Serial clock cycle (Write) | 66 | | ns | |
| | T _{SHW} | SCL "H" pulse width (Write) | 15 | | ns | |
| | T _{SLW} | SCL "L" pulse width (Write) | 15 | | ns | |
| | T _{SCYCR} | Serial clock cycle (Read) | 150 | | ns | |
| | T _{SHR} | SCL "H" pulse width (Read) | 60 | | ns | |
| | T _{SLR} | SCL "L" pulse width (Read) | 60 | | ns | |
| SDA | T _{SDS} | Data setup time | 10 | | ns | |
| (DIN) | T _{SDH} | Data hold time | 10 | | ns | |
| DOUT | T _{ACC} | Access time | 10 | 50 | ns | For maximum CL=30pF |
| DOUT | Т _{он} | Output disable time | 15 | 50 | ns | For minimum CL=8pF |

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 $\,\%$

3-line serial Interface Characteristics

Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



8.3 3-Line Serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below.

4k colors, RGB 4-4-4-bit input

65k colors, RGB 5-6-5-bit input

262k colors, RGB 6-6-6-bit input





Note 1: Pixel data with the 16-bit color depth information

Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are: Rx0, Gx0 and Bx0





Note 1: Pixel data with the 16-bit color depth information

Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are: Rx0, Gx0 and Bx0



Write data for 18-bit/pixel (RGB-6-6-6-bit input), 262K-Colors, 3Ah="06h"

- Note 1: Pixel data with the 18-bit color depth information
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0

8.4 RGB Interface

8.4.1 RGB Interface Mode Selection

ST7789V supports two kinds of RGB interface, DE mode and HV mode. Each mode also can select with ram and without ram. The table shown below uses command B1h to select RGB interface mode.

| RCM[1:0] | WO | RGB Mode | Data Path | |
|----------|----|----------|------------------------------|--|
| 10 | 0 | DE mode | Ram | |
| | 1 | DE mode | Shift register (without Ram) | |
| 11 | 0 | H\/ mode | Ram | |
| | 1 | HV mode | Shift register (without Ram) | |

8.4.1 RGB Interface Timing

The timing chart of RGB interface DE mode is shown as follows.



Note: The setting of front porch and back porch in host must match that in IC as this mode.

Timing Chart of Signals in RGB Interface DE Mode



The timing chart of RGB interface HV mode is shown as follows.

Timing chart of RGB interface HV mod

9 RELIABILITY

| Test Item | Test Conditions | | |
|---|--|-----|--|
| High Temperature Operation | 70±3°C, t=240 hrs | | |
| Low Temperature Operation | -20±3°C, t=240 hrs | | |
| High Temperature Storage | 80±3°C, t=240 hrs | 1,2 | |
| Low Temperature Storage | -30±3°C, t=240 hrs | 1,2 | |
| Storage at High Temperature and Humidity | 60°C, 90% RH , 240 hrs | 1,2 | |
| Thermal Shock Test | -20°C (30min) ~ 70°C (30min) 100 cycles | 1,2 | |
| Vibration Test (Packing) | Sweep frequency : 10 ~ 55 ~ 10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis | 2 | |

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C , 45-65%RH).

10 USE PRECAUTIONS

10.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

10.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

10.3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

10.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.

- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

10.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) Do not keep the LCD at the same display pattern continually. The residual image will happen and it will damage the LCD. Please use screen saver.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

11 MECHANIC DRAWING

