

晶采光電科技股份有限公司 AMPIRE CO., LTD.

# SPECIFICATIONS FOR LCD MODULE

| CUSTOMER          |                         |
|-------------------|-------------------------|
| CUSTOMER PART NO. |                         |
| AMPIRE PART NO.   | AM-320240N1TMQW-TW5H(R) |
| APPROVED BY       |                         |
| DATE              |                         |

- **☑** Approved For Specifications
- ☐ Approved For Specifications & Sample

AMPIRE CO., LTD.

Building D., 2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221, Taiwan (R.O.C.)

台北縣汐止市新台五路一段 88 號 2 樓(東方科學園區 D 棟)

TEL:886-2-26967269, FAX:886-2-86967196 or 26967270

| APPROVED BY | CHECKED BY | ORGANIZED BY |
|-------------|------------|--------------|
|             |            |              |
|             |            |              |
|             |            |              |

Date: 2008/4/29 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## RECORD OF REVISION

| Revision Date | Page | Contents   | Editor |
|---------------|------|--|--------|
| 2007/10/9     | -    | New Release  | Edward |
|               |      | TFT LCD controller + Pin Header ( 8bit 80 interface ) + TP + TP controller |        |
| 2008/4/1      | 6    | Modify electrical characteristic of led back-light                         | Kasha  |
|               | 46   | Add guarantee declaration  | Kasha  |
| 2008/4/29     |      | Modify 8.3 65K/262K selection  | Kokai  |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |
|               |      |  |        |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 1 Features

5.7 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 5.7" TFT-LCD panel, LCD controller, power driver circuit and backlight unit.

#### 1.1 TFT Panel Feature:

- (1) Construction: 5.7" a-Si color TFT-LCD, White LED / CCFL Backlight and PCB.
- (2) Resolution (pixel): 320(R.G.B) X240
- (3) Number of the Colors: 262K colors (R, G, B 6 bit digital each)
- (4) LCD type: Transmissive Color TFT LCD (normally White)
- (5) Interface: 34 pin Pin Header.
- (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- (7) Viewing Direction: 6 O'clock (The direction it's hard to be discolored):

#### 1.2 LCD Controller Feature:

- (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
- (2) Display RAM size: 640x240x3x6 bits. Ex:320x240 two frame buffer with 262K colors.
- (3) Arbitrary display memory start position selection.
- (4) MCU interface: 8 bit 80 MPU interface.
- (5) 8 bit / 16 bit interface support 65K ( R5G6B5) /262K(R6G6B6) colors data format.
- (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

## 2 Physical specifications

| Item                    | Specifications            | Unit |  |
|-------------------------|---------------------------|------|--|
| Display resolution(dot) | 960 (W) x 240(H)          | Mm   |  |
| Active area             | 115.2 (W) x 86.4 (H)      | Mm   |  |
| Screen size             | 5.7(Diagonal)             | Mm   |  |
| Pixel size              | 120 (W) x 360 (H)         | Um   |  |
| Color configuration     | R.G.B stripe              |      |  |
| Overall dimension       | 131.0(W)x102.2(H)x14.5(D) | Mm   |  |
| Weight                  | T.B.D                     | Mg   |  |
| Backlight unit          | LED                       |      |  |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 3 Default Setting & Option

#### • Interface:

The user can select the MCU interface by change the Jumper & Resister Array.

| Setting            | JP1       | RA1  | RA2  | RA3  | RA4  | Remark  |
|--------------------|-----------|------|------|------|------|---------|
| Interface Type     |           |      |      |      |      |         |
| 80-18Bit interface | 1,2 short | 2K   | OPEN | OPEN | OPEN |         |
|                    | 2,3 open  | ohm  |      |      |      |         |
| 80-16Bit interface | 1,2 short | OPEN | 2K   | OPEN | OPEN |         |
|                    | 2,3 open  |      | ohm  |      |      |         |
| 80-9Bit interface  | 1,2 short | OPEN | OPEN | 2K   | OPEN |         |
|                    | 2,3 open  |      |      | ohm  |      |         |
| 80-8Bit interface  | 1,2 short | OPEN | OPEN | OPEN | 2K   | Default |
|                    | 2,3 open  |      |      |      | ohm  |         |
| 68-18Bit interface | 1,2 open  | 2K   | OPEN | OPEN | OPEN |         |
|                    | 2,3 short | ohm  |      |      |      |         |
| 68-16Bit interface | 1,2 open  | OPEN | 2K   | OPEN | OPEN |         |
|                    | 2,3 short |      | ohm  |      |      |         |
| 68-9Bit interface  | 1,2 open  | OPEN | OPEN | 2K   | OPEN |         |
|                    | 2,3 short |      |      | ohm  |      |         |
| 68-8Bit interface  | 1,2 open  | OPEN | OPEN | OPEN | 2K   |         |
|                    | 2,3 short |      |      |      | ohm  |         |

#### Connector

The user can select the connector type.

| Option  | Support inter | face Remark              |
|---|---------------|--------------------------|
| 24 Pin FFC Cable<br>( Pitch1.0x24pin)         | 80/68 8bit    | interface only           |
| 34Pin Pin Header<br>( Pitch 2.54 x 34<br>pin) | 80/68 8/9/16/ | 18 bit interface Default |

#### Touch panel and Touch panel controller:

The user can select the with TP controller or without TP controller.

| Pin Define                   | SK/X1 | DO/X2 | DI/Y1 | TPCS/Y2 | IRQ | Remark  |
|------------------------------|-------|-------|-------|---------|-----|---------|
| Option                       |       |       |       |         |     |         |
| Without TP                   | NC    | NC    | NC    | NC      | NC  |         |
| With TP / Without            | X1    | X2    | Y1    | Y2      | NC  |         |
| TP controller                |       |       |       |         |     |         |
| With TP / With TP controller | SK    | DO    | DI    | TPCS    | IRQ | Default |

If user want to change the default setting for mass production, please contact with Amprie. We'll apply a new P/N for you.

## 4 Electrical specification

#### 4.1 Absolute max. ratings

#### 4.1.1 Electrical Absolute max. ratings

| Item          | Symbol            | Condition | Min. | Max.    | Unit | Remark |
|---------------|-------------------|-----------|------|---------|------|--------|
| Power voltage | VDD               | VSS=0     | -0.3 | 5.5     | V    |        |
| Input voltege | V <sub>in</sub> . |           | -0.3 | VDD+0.3 | V    | Note 1 |

Note1: /CS,/WR,/RD,RS,DB0~DB7

#### 4.1.2 Environmental Absolute max. ratings

|               | OPERATING |         | STOF           | RAGE |                 |
|---------------|-----------|---------|----------------|------|-----------------|
| Item          | MIN       | MAX     | MIN            | MAX  | Remark          |
| Temperature   | -20       | 70      | -30            | 80   | Note2,3,4,5,6,7 |
| Humidity      | No        | te1     | No             | te1  |                 |
| Corrosive Gas | Not Acc   | eptable | Not Acceptable |      |                 |

Note1: Ta <= 40°C: 85% RH max

Ta >  $40^{\circ}$ C : Absolute humidity must be lower than the humidity of 85%RH at  $40^{\circ}$ C

Note2 : For storage condition Ta at  $-30^{\circ}$ C < 48h , at  $80^{\circ}$ C < 100h For operating condition Ta at  $-20^{\circ}$ C < 100h


Note3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note4: The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

#### Note6:

## LED BL: When LCM is operated over 40°C ambient temperature, the I<sub>LED</sub> of the LED back-light should be follow:



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Note7 : This is panel surface temperature, not ambient temperature. Note8 :

■ LED BL:When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

#### 4.1.3 LED back-light Unit Absolute max. ratings

| Item                 | Symbol | Ratings | Unit | Remark |
|----------------------|--------|---------|------|--------|
| Peak forward Current | IF     | 350     | mA   |        |
| Reverse Voltage      | VR     | 30      | V    |        |
| Power Dissipation    | Po     | 1.2     | W    |        |

#### 4.2 Electrical characteristics

#### 4.2.1 DC Electrical characteristic of the LCD

Typical operting conditions (VSS=0V)

| Item                        | `       | Symbol            | Min. | Тур. | Max. | Unit | Remark |
|-----------------------------|---------|-------------------|------|------|------|------|--------|
| Power supp                  | ly      | VDD               | 3.1  | 5.0  | 5.2  | V    |        |
| Input Voltage               | H Level | V <sub>IH</sub> . | 2.0  | -    | 5.5  | V    | Note 1 |
| for logic                   | L Level | V <sub>IL</sub>   | VSS  | ı    | 0.8  | V    | NOLE I |
| Output Voltage for<br>Logic | H Level | V <sub>OH</sub> . | 2.4  | 1    | VDD  | V    | Note 2 |
|                             | L Level | V <sub>OL</sub>   | VSS  |      | 0.4  | V    | Note 2 |
| Power Supply current        |         | IDD               | -    | 150  | -    | mA   | Note 3 |

Note1: With 5V Tolerance Input, /CS, /WR,/RD,RS,DB0~DB17

Note2: DB0~DB17

Note3: fV = 60Hz, Ta = 25°C, VDD = 3.3V, DCLK = 10MHz, PLL frequency = 40MHz,

Display pattern : All Black


Date: 2008/4/29 AMPIRE CO., LTD.

6

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


4.2.2 Electrical characteristic of LED Back-light


| Paramenter          | Symbol           | Min. | Тур.                                    | Max. | Unit | Condiction     |                  |
|---------------------|------------------|------|---|------|------|----------------|------------------|
| LED walters         |                  |      | .,   ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | 10.5 | 40   |                | I <sub>LED</sub> |
| LED voltage         | V <sub>AK</sub>  |      | 10.5   12                               | 12   | V    | =140mA,Ta=25°C |                  |
| LED forward ourrent | I <sub>LED</sub> |      | 126                                     | 140  | mA   | Ta=25°C        |                  |
| LED forward current | I <sub>LED</sub> |      | 84                                      | 105  | mA   | Ta=60°C        |                  |



■ The constant current source is needed for white LED back-light driving.


When LCM is operated over 60°C ambient temperature, the I<sub>LED</sub> of the LED





## 3.3 AC Timing characteristic of the Graphic TFT LCD controller


## 4.3 80 series Timing



| Symbol       | Parameter                     | Min | Тур | Max | Unit | Remark |
|--------------|-------------------------------|-----|-----|-----|------|--------|
| tcycle       | Enable cycle time             | 100 | 200 |     | ns   |        |
| <b>PW</b> HW | Enable high-level pulse width | 66  | 70  |     | ns   |        |
| <b>PW</b> LW | Enable low-level pulse width  | 33  | 130 |     | ns   |        |
| tas          | RS setup time                 | 16  | 25  |     | ns   |        |
| tan          | RS hold time                  | 16  | 45  |     | ns   |        |
| tosw         | Write data setup time         | 50  | 50  |     | ns   |        |
| thwr         | Write data hold time          | 50  | 40  |     | ns   |        |
| tcsb-s       | CSB setup time                | 16  | 20  |     | ns   |        |
| tcsb-h       | CSB hold time                 | 16  | 30  |     | ns   |        |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 4.4 68eries Timing



| Symbol       | Parameter                     | Min | Тур | Max | Unit | Remark |
|--------------|-------------------------------|-----|-----|-----|------|--------|
| tcycle       | Enable cycle time             | 100 | 200 |     | ns   |        |
| <b>PW</b> EH | Enable high-level pulse width | 66  | 70  |     | ns   |        |
| PWEL         | Enable low level pulse width  | 33  | 130 |     | ns   |        |
| tase         | RS setup time                 | 16  | 25  |     | ns   |        |
| <b>t</b> AHE | RS hold time                  | 16  | 45  |     | ns   |        |
| toswe        | Write data setup time         | 50  | 50  |     | ns   |        |
| the          | Write data hold time          | 50  | 40  |     | ns   |        |
| tcsb-s       | CSB setup time                | 16  | 20  |     | ns   |        |
| tcsbh        | CSB hold time                 | 16  | 30  |     | ns   |        |

## 5 Optical specification

## 5.1 Optical characteristic:

| Item                                 |                   | Symbol            | Conditon                                 | Min.                 | Тур.                 | Max.        | Unit              | Remark                  |
|--------------------------------------|-------------------|-------------------|--|----------------------|----------------------|-------------|-------------------|-------------------------|
| Response                             | Rise              | T <sub>r</sub> .  | Θ=0°                                     | -                    | 15                   | 30          | ms                | Note 1,2,3,5            |
| Time                                 | Fall              | T <sub>f</sub>    |  | -                    | 35                   | 50          | ms                | 14010 1,2,3,3           |
| Contrast i                           | atio              | CR                | At optimized viewing angle               | 200                  | 350                  | -           |                   | Note 1,2,4,5            |
| Viewing Angle Top Botto m Left Right |                   |                   | CR≧10                                    | 55<br>45<br>55<br>55 | 60<br>50<br>60<br>60 | -<br>-<br>- | deg.              | Note1,2, 5,6            |
| Brightness<br>LED BL<br>Without TP   |                   | Y <sub>-L</sub>   | $I_{LED}$ =126mA, $25^{\circ}\mathbb{C}$ | 427.5                | 450                  | -           | cd/m <sup>2</sup> | Note 7                  |
|                                      |                   | I . <u>L</u> .    | $I_{LED}$ =140mA, $25^{\circ}$ C         | 475                  | 500                  | -           | cd/m <sup>2</sup> |                         |
| Brightne<br>LED B                    |                   | Y <sub>-L</sub> . | I <sub>LED</sub> =126mA, $25^{\circ}$ ℂ  | 342                  | 360                  | -           | cd/m <sup>2</sup> | Note 7                  |
| With Ti                              |                   | I .L.             | I <sub>LED</sub> =140mA, $25$ °C         | 380                  | 400                  | -           | cd/m <sup>2</sup> |                         |
| Pod chrom                            | aticity           | XR                |  | 0.610                | 0.640                | 0.670       |                   | Note 7                  |
| Red chrom                            | alicity           | YR                |  | 0.314                | 0.344                | 0.374       |                   | Note 7                  |
| Croop obrop                          | acticity.         | XG                |  | 0.268                | 0.298                | 0.328       |                   | For reference           |
| Green chromaticity                   |                   | YG                | Θ=0°                                     | 0.553                | 0.583                | 0.613       |                   | only. These             |
| Dlug obromoticity                    |                   | Хв                | Θ=0°                                     | 0.102                | 0.132                | 0.162       |                   | data should             |
| blue chiforn                         | Blue chromaticity |                   |  | 0.107                | 0.137                | 0.167       |                   | be update according the |
| \M\bito obron                        | acticity          | XW                |  | 0.282                | 0.312                | 0.342       |                   | prototype.              |
| White chron                          | ialicity          | YW                |  | 0.299                | 0.329                | 0.359       |                   | prototype.              |

( )For reference only. These data should be update according the prototype.

#### Note 1:


- LED BL :Ambient temperature=25<sup>o</sup>C, and lamp current I<sub>LED</sub>=140mA. To be measured in the dark room.
- CCFL BL: Ambient temperature=25<sup>o</sup>C, and lamp current I<sub>L</sub>=6 mArms. To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

#### Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.


Note 5:White 
$$V_i=V_{i50}+1.5V$$
  
Black  $V_i=V_{i50}+2.0V$ 

Date: 2008/4/29

"±"means that the analog input signal swings in phase with V<sub>сом</sub> signal.


 $V_{\text{i50}}$ : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.


Note 6.Definition of viewing angle, Refer to figure as below.



<sup>&</sup>quot;- " means that the analog input signal swings out of phase with  $V_{\text{COM}}$  signal.

Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.





The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


## 5.2 Optical characteristic of the LED Back-light

| ITEM                  | MIN  | TYP  | MAX  | UNIT  | Condition                       |
|-----------------------|------|------|------|-------|---------------------------------|
| Bare Brightness       | 3500 | 1    |      | Cd/m2 | I <sub>LED</sub> =140mA,Ta=25°C |
| AVG. X of 1931 C.I.E. | 0.28 | 0.31 | 0.34 |       | I <sub>LED</sub> =140mA,Ta=25°C |
| AVG. X of 1931 C.I.E. | 0.28 | 0.31 | 0.34 |       | I <sub>LED</sub> =140mA,Ta=25°C |
| Brightness Uniformity | 80   | 1    |      | %     | I <sub>LED</sub> =140mA,Ta=25°C |

<sup>( )</sup>For reference only. These data should be update according the prototype.

Note1 : Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition

Date: 2008/4/29

(Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 5.3 Touch Panel Electrical Specification

| Parameter             | Condition | Standard Value        |  |  |  |  |  |
|-----------------------|-----------|-----------------------|--|--|--|--|--|
| Terminal Resistance   | X Axis    | 400 ~ 900 Ω           |  |  |  |  |  |
| Terminal Resistance   | Y Axis    | 200 ~ 500 Ω           |  |  |  |  |  |
| Insulating Resistance | DC 25 V   | More than $10M\Omega$ |  |  |  |  |  |
| Linearity             |           | ±1.5 %                |  |  |  |  |  |
| Notes life by Pen     | Note a    | 100,000 times(min)    |  |  |  |  |  |
| Input life by finger  | Note b    | 1,000,000 times (min) |  |  |  |  |  |

#### Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72 Shape of pen end : R0.8

Load: 250 g

Note B

By Silicon rubber tapping at same point

Shape of rubber end: R8

Load: 200g

Frequency: 5 Hz

Date: 2008/4/29

#### Interface

| No. | Symbol | Function                           |
|-----|--------|------------------------------------|
| 1   | XR     | Touch Panel Right Signal in X Axis |
| 2   | YU     | Touch Panel Upper Signal in Y Axis |
| 3   | XL     | Touch Panel Left Signal in X Axis  |
| 4   | YL     | Touch Panel Low Signal in Y Axis   |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 6 Interface specifications

## 6.1 Driving signals for the TFT panel

## 6.1.1 24pin FFC connector ( Without for reference only)

(Suitable ZIF connector)

| Pin no | Symbol   | I/O | Description   | Remark |
|--------|----------|-----|---|--------|
| 1      | /RESET   | -   | Reset signal for TFT LCD controller                   |        |
| 2      | /RD(R/W) | ı   | 80mode : /RD low active signal for TFT LCD controller |        |
|        | /KD(K/W) | ı   | 68mode : R/W signal Hi: read Lo:Write                 |        |
| 3      | /WR(E)   | 1   | 80mode : /WR low active signal for TFT LCD controller |        |
|        |          | '   | 68mode : E signal latch on rising edge                |        |
| 4      | /CS      |     | Chip select low active signal for TFT LCD controller  |        |
| 5      | RS       |     | Register and Data select for TFT LCD controller       |        |
| 6      | DB0      |     | Data Bus  |        |
| 7      | DB1      | I/O | Data Bus  |        |
| 8      | DB2      | I/O | Data Bus  |        |
| 9      | DB3      | I/O | Data Bus  |        |
| 10     | DB4      | I/O | Data Bus  |        |
| 11     | DB5      | I/O | Data Bus  |        |
| 12     | DB6      | I/O | Data Bus  |        |
| 13     | DB7      | I/O | Data Bus  |        |
| 14     | VDD      | ı   | Power supply for the logic (3.3V)                     |        |
| 15     | VSS      | ı   | GND   |        |
| 16     | NC       | ı   | No connection   |        |
| 17     | NC       | ı   | No connection   |        |
| 18     | SK/X1    |     | Serial clock for Touch panel controller               |        |
|        | SIVAT    | -   | Touch Panel Left Signal in X Axis                     |        |
| 19     | DO/X2    | _   | Data Output for Touch panel controller                |        |
|        | DOIAZ    |     | Touch Panel Right Signal in X Axis                    |        |
| 20     | DI/Y1    | _   | Data In for Touch panel controller                    |        |
|        |          |     | Touch Panel Upper Signal in Y Axis                    |        |
| 21     | TPCS /   | _   | Chip Select for Touch panel controller                |        |
|        | Y2       | _   | Touch Panel Lower Signal in X Axis                    |        |
| 22     | INT      | -   | Interrupt for Touch panel controller                  |        |
| 23     | NC       | -   | No connection   |        |
| 24     | NC       | -   | No connection   |        |

18~22 : SK, DO, DI, CS, INT for Touch Panel controller TSC2046

/ X1, X2, Y1, Y2 for Touch Panel (without TSC2046)

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 6.1.234pin PIN Header

| Pin no | Symbol  | Description  |  |  |  |  |
|--------|---|--|--|--|--|--|
| 1      | /RESET  | Reset signal for TFT LCD controller                  |  |  |  |  |
| 3      | /RD(R/W)  | 80mode: /RD low active signal for TFT LCD controller |  |  |  |  |
|        | /KD(K/W)  | 68mode : R/W signal Hi: read Lo:Write                |  |  |  |  |
| 5      | /WR(E) 80mode: /WR low active signal for TFT LCD controller |  |  |  |  |  |
|        | /VVIX(L)  | 68mode : E signal latch on rising edge               |  |  |  |  |
| 7      | /CS   | Chip select low active signal for TFT LCD controller |  |  |  |  |
| 9      | RS  | Register and Data select for TFT LCD controller      |  |  |  |  |
| 11     | DB0   | Data Bus   |  |  |  |  |
| 13     | DB1   | Data Bus   |  |  |  |  |
| 15     | DB2   | Data Bus   |  |  |  |  |
| 17     | DB3   | Data Bus   |  |  |  |  |
| 19     | DB4   | Data Bus   |  |  |  |  |
| 21     | DB5   | Data Bus   |  |  |  |  |
| 23     | DB6   | Data Bus   |  |  |  |  |
| 25     | DB7   | Data Bus   |  |  |  |  |
| 27     | VDD   | Power supply for the logic (3.3V)                    |  |  |  |  |
| 29     | VDD   | Power supply for the logic (3.3V)                    |  |  |  |  |
| 31     | VSS   | GND  |  |  |  |  |
| 33     | VSS   | GND  |  |  |  |  |

| Pin no | Symbol    | Description                             |
|--------|-----------|---|
| 2      | SK/X1     | Serial clock for Touch panel controller |
|        |           | Touch Panel Left Signal in X Axis       |
| 4      | DO/X2     | Data Output for Touch panel controller  |
|        |           | Touch Panel Right Signal in X Axis      |
| 6      | DI / Y1   | Data In for Touch panel controller      |
|        | D17 1 1   | Touch Panel Upper Signal in Y Axis      |
| 8      | TPCS / Y2 | Chip Select for Touch panel controller  |
|        |           | Touch Panel Lower Signal in X Axis      |
| 10     | INT       | Interrupt for Touch panel controller    |
| 12     | DB8       | Data Bus                                |
| 14     | DB9       | Data Bus                                |
| 16     | DB10      | Data Bus                                |
| 18     | DB11      | Data Bus                                |
| 20     | DB12      | Data Bus                                |
| 22     | DB13      | Data Bus                                |
| 24     | DB14      | Data Bus                                |
| 26     | DB15      | Data Bus                                |
| 28     | DB16      | Data Bus                                |
| 30     | DB17      | Data Bus                                |
| 32     | NC        | No connection                           |
| 34     | NC        | No connection                           |

Pni No 2,4,6,8: SK, DO, DI, CS, INT for Touch Panel controller TSC2046
/ X1, X2, Y1, Y2 for Touch Panel (without TSC2046)

Date: 2008/4/29 AMPIRE CO., LTD. 16

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


## **Driving signals for the back-light**

## 6.1.3 LED Back-light

JST Housing: BHR-03VS-1

| Pin no | Symbol | Level | Description   | Remark |
|--------|--------|-------|---------------|--------|
| 1      | Α      | -     | LED Anode     |        |
| 2      | NC     | -     | No connection |        |
| 3      | K      | -     | LED Cathode   |        |


## 7 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 8 Interface Protocol

#### 8.1 8Bit-80/68- Write to Command Register



#### 8.2 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 8.3 Data transfer order Setting

## 8.3.1 bit interface 65K color (JP2 1,2 short 65K/262K =Low)

| DB                   | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----------------------|----|----|----|----|----|----|---|---|----|----|----|----|----|----|----|----|
| 1.st data            | Χ  | Χ  | Χ  | Χ  | Χ  | Χ  | Х | Х | R4 | R3 | R2 | R1 | R0 | G5 | G4 | G3 |
| 2 <sup>nd</sup> data | Χ  | Χ  | Χ  | Χ  | Χ  | Χ  | Χ | Χ | G2 | G1 | G0 | B4 | В3 | B2 | B1 | B0 |

## 8.3.28 bit interface 262K color (JP2 2,3 short 65K/262K =High)

| DB                      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|-------------------------|----|----|----|----|----|----|---|---|----|----|----|----|----|----|----|----|
| 1.st data               | Χ  | Χ  | Χ  | Χ  | Χ  | Χ  | Χ | Χ |    |    |    |    |    |    | R5 | R4 |
| 2 <sup>nd</sup> data    | Χ  | Χ  | Χ  | Χ  | Χ  | Χ  | Χ | Χ | R3 | R2 | R1 | R0 | G5 | G4 | G3 | G2 |
| 3. <sup>rd</sup> . data | Х  | Х  | Χ  | Χ  | Х  | Χ  | Х | Х | G1 | G0 | B5 | B4 | B3 | B2 | B1 | B0 |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 9 Register Depiction

| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
|------------------------------|--|-----------|--|-----------|-----------|----------|----------|-------|-----|--------|--|
| 00                           | 00   |           | <u> </u>                                       | MSB of    | X-axis    | start p  | osition  | )     |     |        |  |
| Description                  | set the ho   | orizonta  |  |           |           |          |          |       | l   |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
| 01                           | 00   |           |  | LSB of    | X-axis    | start p  | osition  |       |     |        |  |
| Description                  | set the ho   | orizonta  | ıls star                                       | t positio | on of di  | isplay a | active r | egion |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
| 02                           | 01   |           |  | MSB o     | f X-axis  | s end p  | osition  | •     |     |        |  |
| Description                  | set the ho   | rizonta   | izontals end position of display active region |           |           |          |          |       |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
| 03                           | 3F   |           |  | LSB of    | X-axis    | end p    | osition  |       |     |        |  |
| Description                  | set the ho   | rizonta   | ls end   | positio   | n of dis  | splay a  | ctive re | egion |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
| 04                           | 00   |           | 1  | MSB of    | Y-axis    | start p  | osition  | ]     |     |        |  |
| Description                  | set the ve   | ertical s |  |           |           |          |          |       | Į.  |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
| 05                           | 00   |           |  | LSB of    | Y-axis    | start p  | osition  |       |     |        |  |
| Description                  | Set the ve   | ertical s | tart po  | sition c  | of displa | ay activ | ve regio | on    |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
| 06                           | 00   |           | I  | MSB o     | f Y-axis  | s end p  | osition  |       |     |        |  |
| Description                  | set the ve   | ertical e | nd pos   | ition of  | displa    | y active | e regio  | n     |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                                       | DB7       | DB6  | DB5       | DB4       | DB3      | DB2      | DB1   | DB0 | Remark |  |
| 07                           | EF   |           |  |           |           |          |          |       |     |        |  |
| Description                  | Set the vertical end position of display active region |           |  |           |           |          |          |       |     |        |  |

To simplify the address control of display RAM access, the window area address function

allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7    | DB6  | DB5  | DB4     | DB3     | DB2      | DB1 | DB0               | Remark |
|------------------------------|------------------|--------|------|------|---------|---------|----------|-----|-------------------|--------|
| 08                           | 01               | Х      | X    | Χ    | Х       | Х       | Х        | _   | IXSize<br>te[1:0] |        |
| Description                  | Set the p        | anel X | size |      |         |         |          |     |                   |        |
| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7    | DB6  | DB5  | DB4     | DB3     | DB2      | DB1 | DB0               | Remark |
| 09                           | 40               |        |      | _Par | nelXSiz | ze L_By | /te[7:0] |     |                   |        |
| Description                  | Set the p        | anel X | size |      |         |         |          |     |                   |        |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7                      | DB6     | DB5     | DB4   | DB3       | DB2      | DB1                             | DB0     | Remark |
|------------------------------|------------------|--------------------------|---------|---------|-------|-----------|----------|---------------------------------|---------|--------|
| 0A                           | 00               | X                        | X       | X       | X     | X         | memo     | :16] bit<br>ory writ<br>addres: | e start |        |
| Description                  | Memory           | write st                 | art add | Iress   |       |           |          |                                 |         |        |
| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7                      | DB6     | DB5     | DB4   | DB3       | DB2      | DB1                             | DB0     | Remark |
| 0B                           | 00               |                          | [15:8]  | bits of | memo  | ry write  | start a  | ddress                          |         |        |
| Description                  | Memory           | write st                 | art add | Iress   |       |           |          |                                 |         |        |
| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7                      | DB6     | DB5     | DB4   | DB3       | DB2      | DB1                             | DB0     | Remark |
| 0C                           | 00               |                          | [7:0]   | bits of | memor | y write s | start ac | ldress                          |         |        |
| Description                  | Memory           | nory write start address |         |         |       |           |          |                                 |         |        |

| Register<br>Address<br>(Hex) | Default<br>(Hex)  | DB7   | DB6  | DB5   | DB4   | DB3                       | DB2      | DB1     | DB0       | Remark |  |
|------------------------------|---|---|--|---|---|---------------------------|----------|---------|-----------|--------|--|
| 0x10                         | 0x0D  | Bit_SWAP  | OUT_TEST   | BUS   | _SEL  | Blanking                  | P/S_SEL  | CLK.    | _SEL      |        |  |
| Description                  | "0x10_C<br>are for s<br>00 : 20M<br>"0x10_p<br>interface<br>0 : seria<br>"0x10_b<br>0 : OFF<br>"0x10_b<br>00=R, C<br>"0x10_o<br>0 : norm<br>When se | clk_sel[1:<br>elect the<br>flhz 01: 1<br>s_sel[2]"<br>e. These<br>I Panel 1<br>lanking_t<br>(blanking<br>us_sel[5:<br>01=G, 10<br>out_test[6] | O]": The T<br>TFT pane<br>OMhz 02:<br>The TFT<br>bits are for<br>Parallel p<br>mp[3]"<br>D) 1: ON (<br>A]": It only<br>D=B<br>J": Self test<br>to "1", the | FT con<br>I dot c<br>5 Mhz<br>contro<br>r select<br>panel<br>normal<br>y for se | ontroller subtended to the operation of | pport paut timetion) anel | 40Mhz I  | PLL clo | ock. Th   |        |  |
|                              | "0x10_bit_swap[7]" : 0-normal The default setting is suitable for AM320240N1. Don't need to modify it.  |   |  |   |   |                           |          |         |           |        |  |
|                              | The defa  | ault setting  | g is suitabl   | e for A   | M3202   | <u>40N1. D</u>            | on't nee | d to mo | odify it. |        |  |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7   | DB6        | DB5    | DB4    | DB3 | DB2       | DB1  | DB0     | Remark |
|------------------------------|--|---|------------|--------|--------|-----|-----------|------|---------|--------|
| 0x11                         | 00   | Х   | Х          |        | EVEN   |     |           | _ODD |         |        |
| Description                  | " Even lii panel 000: RG 001: GR 011: GB 100: RG 001: GR 011: GB 100: GR 011: GB 100: BR 011: GB 100: BR 011: GB 100: BR 011: BG 0thers: I | B G R Geserved of serial   B G B R G R Teserved | panel data | out se | quence |     | ata bus o |      | paralle | el     |

| Register<br>Address<br>(Hex) | Default<br>(Hex)                  | DB7  | DB6     | DB5  | DB4    | DB3   | DB2    | DB1         | DB0     | Remark     |  |
|------------------------------|-----------------------------------|--|---------|------|--------|-------|--------|-------------|---------|------------|--|
| 0x12                         | 00                                |  |         |      |        | Hsy   | nc_st⊦ | I_Byte      | [3:0]   |            |  |
| Description                  | For TFT of Hsync start The defail | art posi   | tion H- | Byte | for AM | 32024 | 0N1. D | on't ne     | ed to n | nodify it. |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                  | DB7  | DB6     | DB5  | DB4    | DB3   | DB2    | DB1         | DB0     | Remark     |  |
| 0x13                         | 00                                |  |         | Hsy  | nc_stL | _Byte | 7:0]   |             |         |            |  |
| Description                  | Hsync sta                         | output timing adjust: art position L-Byte jult setting is suitable for AM320240N1. Don't need to modify it.                  |         |      |        |       |        |             |         |            |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                  | DB7  | DB6     | DB5  | DB4    | DB3   | DB2    | DB1         | DB0     | Remark     |  |
| 0x14                         | 00                                |  |         |      |        | Hsyr  | nc_pwl | -<br>I_Byte | [3:0]   |            |  |
| Description                  | Hsync pu                          | or TFT output timing adjust: sync pulse width H-Byte he default setting is suitable for AM320240N1. Don't need to modify it. |         |      |        |       |        |             |         |            |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)                  | DB7  | DB6     | DB5  | DB4    | DB3   | DB2    | DB1         | DB0     | Remark     |  |
| 0x15                         | 10                                |  |         | Hsyr | nc_pwl | Byte  | [7:0]  |             |         |            |  |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO. LTD.

| to any third p               | <u>art without</u>   | the pri   | <u>or writ</u> | ten con     | sent of | <u>AMPIF</u> | <u>RE CO.</u> | <u>, LTD</u> |         |            |  |  |  |
|------------------------------|--|---|----------------|-------------|---------|--------------|---------------|--------------|---------|------------|--|--|--|
| Description                  | For TFT of Hsync pu  | lse wid   | th L-Bی        | yt <b>é</b> | for AM  | 32024        | 0N1. D        | on't ne      | ed to n | nodify it. |  |  |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7   | DB6            | DB5         | DB4     | DB3          | DB2           | DB1          | DB0     | Remark     |  |  |  |
| 0x16                         | 00   |   |                |             |         | Had          | ct_stH        | Byte[        | 3:0]    |            |  |  |  |
| Description                  | DE pulse   | For TFT output timing adjust: DE pulse start position H-Byte The default setting is suitable for AM320240N1. Don't need to modify it. |                |             |         |              |               |              |         |            |  |  |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7   | DB6            | DB5         | DB4     | DB3          | DB2           | DB1          | DB0     | Remark     |  |  |  |
| 0x17                         | 38   | J J J J   |                |             |         |              |               |              |         |            |  |  |  |
| Description                  | DE pulse   | For TFT output timing adjust: DE pulse start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it. |                |             |         |              |               |              |         |            |  |  |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7   | DB6            | DB5         | DB4     | DB3          | DB2           | DB1          | DB0     | Remark     |  |  |  |
| 0x18                         | 01   |   |                |             |         | Hac          | t_pwH         | _Byte        | 3:0]    |            |  |  |  |
| Description                  | For TFT of DE pulse The defail   | width I   | H-Byte         |             | for AM  | 32024        | 0N1. D        | on't ne      | ed to n | nodify it. |  |  |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7   | DB6            | DB5         | DB4     | DB3          | DB2           | DB1          | DB0     | Remark     |  |  |  |
| 0x19                         | 40   |   |                |             | t_pwL   | _Byte[       | 7:0]          | -            |         |            |  |  |  |
| Description                  | For TFT output timing adjust:  DE pulse width L-Byte  The default setting is suitable for AM320240N1. Don't need to modify it. |   |                |             |         |              |               |              |         |            |  |  |  |

| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7     | DB6    | DB5 | DB4    | DB3   | DB2    | DB1     | DB0     | Remark     |
|------------------------------|--|---------|--------|-----|--------|-------|--------|---------|---------|------------|
| 0x1A                         | 01   |         |        |     |        | Ht    | otalH_ | Byte[3  | :0]     |            |
| Description                  | For TFT of Hsync tot The defar   | al cloc | ks H-B | yte | for AM | 32024 | 0N1. D | on't ne | ed to n | nodify it. |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7     | DB6    | DB5 | DB4    | DB3   | DB2    | DB1     | DB0     | Remark     |
| 0x1B                         | B8 HtotalL Byte[7:0]   |         |        |     |        |       |        |         |         |            |
| Description                  | For TFT output timing adjust: Hsync total clocks H-Byte The default setting is suitable for AM320240N1. Don't need to modify it. |         |        |     |        |       |        |         |         |            |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

| to any time p                | art without  | the pri  | OI WIII  | ten con | SCIII OI | AWII II | LE CO.       | , LID   |         |            |
|------------------------------|--|----------|----------|---------|----------|---------|--------------|---------|---------|------------|
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7      | DB6      | DB5     | DB4      | DB3     | DB2          | DB1     | DB0     | Remark     |
| 0x1C                         | 00   |          |          |         |          | Vsv     | nc_stH       | Bvte    | [3:0]   |            |
|                              | For TFT (  | output 1 | imina    | adiust: |          |         |              |         |         |            |
| Description                  | Vsync sta  | art posi | tion H-  | Byte    | for AM   | 32024   | 0N1. D       | on't ne | ed to n | nodify it. |
| Register<br>Address          | Default  | DB7      | DB6      | DB5     | DB4      | DB3     | DB2          | DB1     | DB0     | Remark     |
| (Hex)                        | (Hex)  |          |          |         |          |         |              |         |         |            |
| 0x1D                         | 00   |          |          | Vsy     | nc_stL   | _Byte[  | 7:0]         |         |         |            |
| Description                  | For TFT of Vsync state The defau   | art posi | tion Ľ-l | 3yte    | for AM   | 32024   | 0N1. D       | on't ne | ed to n | nodify it. |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7      | DB6      | DB5     | DB4      | DB3     | DB2          | DB1     | DB0     | Remark     |
| 0x1É                         | 00   |          |          |         |          | Vsyr    | c_pwl        | 1_Byte  | [3:0]   |            |
| Description                  | For TFT of Vsync pu  | lse wid  | th H-B   | yté     | for AM   | 32024   | 0N1. D       | on't ne | ed to n | nodify it. |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7      | DB6      | DB5     | DB4      | DB3     | DB2          | DB1     | DB0     | Remark     |
| 0x1F                         | 08   |          |          | Vsyr    | nc_pwl   | Byte    | [7:0]        |         |         |            |
| Description                  | For TFT of Vsync pu  | lse wid  | th L-By  | ⁄te     | for AM   | 32024   | 0N1. D       | on't ne | ed to n | nodify it. |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7      | DB6      | DB5     | DB4      | DB3     | DB2          | DB1     | DB0     | Remark     |
| 0x20                         | 00   |          |          |         |          | Vac     | ct_stH_      | Byte    | 3:01    |            |
| Description                  | For TFT of Vertical Default  | E puls   | e start  | positio |          |         | 0N1. D       | on't ne | ed to n | nodify it. |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7      | DB6      | DB5     | DB4      | DB3     | DB2          | DB1     | DB0     | Remark     |
| 0x21                         | 12   |          |          | Va      | ct_stL_  | Byte[7  | <b>7</b> :0] |         |         |            |
| Description                  | For TFT output timing adjust: Vertical DE pulse start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it. |          |          |         |          |         |              |         |         |            |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7      | DB6      | DB5     | DB4      | DB3     | DB2          | DB1     | DB0     | Remark     |
| 0x22                         | 00   |          |          |         |          | Vac     | t_pwH        | _Byte   | [3:0]   |            |
| Description                  | For TFT output timing adjust:  Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.           |          |          |         |          |         |              |         |         |            |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7                  | DB6     | DB5   | DB4    | DB3    | DB2    | DB1     | DB0     | Remark     |
|------------------------------|--|----------------------|---------|-------|--------|--------|--------|---------|---------|------------|
| 0x23                         | F0   |                      |         |       | t_pwL  | _Byte[ | 7:0]   |         |         |            |
| Description                  | For TFT of Vertical A  | ctive w              | /idth H | -Byte | for AM | 32024  | 0N1. D | on't ne | ed to n | nodify it. |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7                  | DB6     | DB5   | DB4    | DB3    | DB2    | DB1     | DB0     | Remark     |
| 0x24                         | 01   |                      |         |       |        | Vt     | otalH_ | Byte[3  | :0]     |            |
| Description                  | For TFT of Vertical to The defail  | otal wic             | Ith H-B | yte   | for AM | 32024  | 0N1. D | on't ne | ed to n | nodify it. |
| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7                  | DB6     | DB5   | DB4    | DB3    | DB2    | DB1     | DB0     | Remark     |
| 0x25                         | 09   | 09 VtotalL_Byte[7:0] |         |       |        |        |        |         |         |            |
| Description                  | For TFT output timing adjust: Vertical total width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it. |                      |         |       |        |        |        |         |         |            |

| Register                     | Default          |         |          |         |          |           |          |                     |     |        |
|------------------------------|------------------|---------|----------|---------|----------|-----------|----------|---------------------|-----|--------|
| Address<br>(Hex)             | (Hex)            | DB7     | DB6      | DB5     | DB4      | DB3       | DB2      | DB1                 | DB0 | Remark |
| 26                           | 00               | Х       | Х        | Х       | Х        | Х         | -        | :16] bit            |     |        |
| 20                           | 00               | ^       | <b>~</b> | ^       | <b>~</b> | ^         |          | ory read<br>address |     |        |
| Description                  | Memory           | read st | art add  | lress   |          |           |          |                     |     |        |
| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7     | DB6      | DB5     | DB4      | DB3       | DB2      | DB1                 | DB0 | Remark |
| 27                           | 00               |         | [15:8]   | bits of | memo     | ry write  | start a  | ddress              |     |        |
| Description                  | Memory           | read st | art add  | Iress   |          |           |          |                     |     |        |
| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7     | DB6      | DB5     | DB4      | DB3       | DB2      | DB1                 | DB0 | Remark |
| 28                           | 00               |         | [7:0]    | bits of | memor    | y write s | start ad | ldress              |     |        |
| Description                  | Memory           | read st | art add  | lress   |          |           |          |                     |     |        |

| Register<br>Address<br>(Hex) | Default<br>(Hex)   | DB7    | DB6      | DB5    | DB4      | DB3      | DB2      | DB1      | DB0    | Remark  |
|------------------------------|--------------------|--------|----------|--------|----------|----------|----------|----------|--------|---------|
| 29                           | 00                 |        |          | [7:1   | ] Reve   | rsed     |          |          |        |         |
| Description                  | [0] Load<br>effect | loutpu | t timing | relate | d settir | ng (H sy | nc., V s | sync. aı | nd DE) | to take |

27

AMPIRE CO., LTD. Date: 2008/4/29

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

| Register<br>Address<br>(Hex) | Default<br>(Hex)    | DB7  | DB6 | DB5                  | DB4                 | DB3     | DB2     | DB1 | DB0 | Remark |  |
|------------------------------|---------------------|--|-----|----------------------|---------------------|---------|---------|-----|-----|--------|--|
| 0x2A                         | 00                  | X  |     | -                    | TestPa <sup>-</sup> | tternRo | out[6:0 | ]   |     |        |  |
| Description                  |                     | When " REG[0x10]_out_test[6]" : Self test =1 ; The Rout data equal to TestPatternRout[6:0] |     |                      |                     |         |         |     |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)    | DB7  | DB6 | DB5                  | DB4                 | DB3     | DB2     | DB1 | DB0 | Remark |  |
| 0x2B                         | 00                  | X  |     |                      | TestPa              | tternG  | out[6:0 | ]   |     |        |  |
| Description                  | When " F<br>The Gou |  |     |                      |                     |         |         |     |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)    | DB7  | DB6 | DB5                  | DB4                 | DB3     | DB2     | DB1 | DB0 | Remark |  |
| 0x2C                         | 00                  | Х  |     | TestPatternBout[6:0] |                     |         |         |     |     |        |  |
| Description                  |                     | When " REG[0x10]_out_test[6]" : Self test =1 ; The Bout data equal to TestPatternBout[6:0] |     |                      |                     |         |         |     |     |        |  |

If you set the "REG[0x10]\_out\_test[6]": Self test =1, the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A], REG[2B], REG[2C] data.

REG[2A]=0x3F REG[2B]=0x00 REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

| Register<br>Address<br>(Hex) | Default<br>(Hex)                              | DB7   | DB6  | DB5  | DB4     | DB3     | DB2                    | DB1   | DB0         | Remark |
|------------------------------|---|---|--|--|---------|---------|------------------------|-------|-------------|--------|
| 0x2D                         | 00  | X   | Χ  | X  | Х       | [3]     | Rising/falling edge[2] | _     | tate<br>:0] |        |
| Description                  | 0: TFT P<br>1: TFT P<br>Rising/fa<br>0: The F | POWEF<br>POWEF<br>alling e<br>RGB ou<br>[1:0]:<br>te 0 de<br>te 270 | C circui C c | t OFF<br>t ON<br>:<br>lata ard<br>lata ard | e on th | e Risir | Power ON/OF            | DCLK. |             |        |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

| Register<br>Address<br>(Hex) | Default<br>(Hex)          | DB7                       | DB6                  | DB5 | DB4 | DB3 | DB2                      | DB1 | DB0 | Remark |  |
|------------------------------|---------------------------|---------------------------|----------------------|-----|-----|-----|--------------------------|-----|-----|--------|--|
| 30                           | 00                        | Х                         | X                    | Χ   | Χ   | X   | _H byte<br>H-Offset[3:0] |     |     |        |  |
| Description                  | Set the F                 | Set the Horizontal offset |                      |     |     |     |                          |     |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)          | DB7                       | DB6                  | DB5 | DB4 | DB3 | DB2                      | DB1 | DB0 | Remark |  |
| 31                           | 00                        |                           | L byte H-Offset[7:0] |     |     |     |                          |     |     |        |  |
| Description                  | Set the Horizontal offset |                           |                      |     |     |     |                          |     |     |        |  |

| Register<br>Address<br>(Hex) | Default<br>(Hex)        | DB7                     | DB6                   | DB5 | DB4 | DB3 | DB2                      | DB1 | DB0 | Remark |  |
|------------------------------|-------------------------|-------------------------|-----------------------|-----|-----|-----|--------------------------|-----|-----|--------|--|
| 32                           | 00                      | Χ                       | Χ                     | Χ   | Χ   | Х   | _H byte<br>V-Offset[3:0] |     |     |        |  |
| Description                  | Set the V               | Set the Vertical offset |                       |     |     |     |                          |     |     |        |  |
| Register<br>Address<br>(Hex) | Default<br>(Hex)        | DB7                     | DB6                   | DB5 | DB4 | DB3 | DB2                      | DB1 | DB0 | Remark |  |
| 33                           | 00                      |                         | _L byte V-Offset[7:0] |     |     |     |                          |     |     |        |  |
| Description                  | Set the Vertical offset |                         |                       |     |     |     |                          |     |     |        |  |

| Register<br>Address<br>(Hex) | Default<br>(Hex)  | DB7   | DB6                                 | DB5     | DB4  | DB3 | DB2 | DB1                | DB0 | Remark |
|------------------------------|---|---|-------------------------------------|---------|------|-----|-----|--------------------|-----|--------|
| 34                           | 00  |   | [7:4                                | l] Rese | rved |     | H   | _H byte<br>-def[3: |     |        |
| Description                  | [3:0] MS  | [3:0] MSB of image horizontal physical resolution in memory |                                     |         |      |     |     |                    |     |        |
| Register<br>Address<br>(Hex) | Default<br>(Hex)  | DB7   | DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Rer |         |      |     |     |                    |     | Remark |
| 35                           | 40  |   | L byte H-def[7:0]                   |         |      |     |     |                    |     |        |
| Description                  | [7:0] LSB of image horizontal physical resolution in memory |   |                                     |         |      |     |     |                    |     |        |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7   | DB6                             | DB5     | DB4   | DB3 | DB2                   | DB1 | DB0 | Remark |
|------------------------------|------------------|---|---------------------------------|---------|-------|-----|-----------------------|-----|-----|--------|
| 36                           | 01               |   | [7:4                            | l] Rese | erved |     | _H byte<br>V-def[3:0] |     |     |        |
| Description                  | [3:0] MS         | [3:0] MSB of image vertical physical resolution in memory |                                 |         |       |     |                       |     |     |        |
| Register<br>Address<br>(Hex) | Default<br>(Hex) | DB7   | DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 |         |       |     |                       |     |     | Remark |
| 37                           | E0               |   | _L byte V-def[7:0]              |         |       |     |                       |     |     |        |
| Description                  | [7:0] LSE        | [7:0] LSB of image vertical physical resolution in memory |                                 |         |       |     |                       |     |     |        |

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 ,

REG[37]=0xE0

EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 ,

REG[37]=0xF0

## 10 Application Note:

```
void main(void)
{
  Initial_AMP506 ();
  Full_386SCR(0xf800);
  Full_386SCR(0x07e0);
  Full_386SCR(0x001f);
}
void AMP506_80Mode_Command_SendAddress(BYTE Addr)
  SET_nRD;
                         // /RD=1
  CLR_RS;
                         // RS=0
  CLR CS1;
                         // /CS=0
  CLR_nWRL;
                         // /WR=0
  DB16OUT(Addr);
                         // Data Bus OUT
  SET_nWRL;
                         ///WR=1
  SET_RS;
                          // RS=1
  SET_CS1;
                         // CS=1
}
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
void AMP506_80Mode_Command_SendData(BYTE Data)
{
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Data);
 SET_nWRL;
 SET_RS;
 SET_CS1;
}
void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value)
{
 AMP506_80Mode_Command_SendAddress(CMD_Address);
 AMP506_80Mode_Command_SendData(CMD_Value);
}
void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit)
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
  DB16OUT(Dat16bit>>8);
 SET_nWRL;
                               // Low to High Latch Data to AMP506 Buffer
 SET_CS1;
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Dat16bit);
 SET_nWRL;
                               // Low to High Latch Data to AMP506 Buffer
 SET_CS1;
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
}
void Initial_AMP506(void)
{
  AMP506_Command_Write(0x40,0x12); /*[7:6] Reserved
                                          [5] PLL control pins to select out frequency range
                                          0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz
                                          [4] Reserved [3] Reserved
                                          [2:1] Output Driving Capability
                                          00: 4mA 01: 8mA 10: 12mA 11: 16mA
                                          [0] Output slew rate
                                          0: Fast 1: Slow
                                        */
AMP506_Command_Write(0x41,0x01);
                                             //Set PLL=40Mhz * (0x42) / (0x41)
AMP506_Command_Write(0x42,0x01);
                                           //0x41 [7:6] Reserved [5:0] PLL Programmable
                                          pre-divider, 6bit(1~63)
                                         //0x42 [7:6] Reserved [5:0] PLL Programmable loop
                                          divider, 6bit(1~63)
AMP506_Command_Write(0x00,0x00);
                                        // MSB of horizontal start coordinate value
AMP506_Command_Write(0x01,0x00);
                                           // LSB of horizontal start coordinate value
AMP506_Command_Write(0x02,0x01);
                                        // MSB of horizontal end coordinate value
AMP506_Command_Write(0x03,0x3F);
                                         // LSB of horizontal end coordinate value
          AMP506_Command_Write(0x04,0x00);
                                                   // MSB of vertical start coordinate value
          AMP506_Command_Write(0x05,0x00);
                                                     // LSB of vertical start coordinate value
          AMP506_Command_Write(0x06,0x01);
                                                   // MSB of vertical end coordinate value
          AMP506_Command_Write(0x07,0x3F);
                                                      // LSB of vertical end coordinate value
          AMP506_Command_Write(0x08,0x01);
                                                  // MSB of input image horizontal resolution
          AMP506_Command_Write(0x09,0x40);
                                                  // LSB of input image horizontal resolution
          AMP506_Command_Write(0x0a,0x00);
                                                  //[17:16] bits of memory write start address
          AMP506_Command_Write(0x0b,0x00);
                                                  //[15:8] bits of memory write start address
          AMP506_Command_Write(0x0c,0x00);
                                                  //[7:0] bits of memory write start address
                                         /*[7] Output data bits swap
AMP506_Command_Write(0x10,0x0D);
                                                                         0: Normal 1:Swap
                                     [6] Output test mode enable 0: disable 1: enable
                                     [5:4] Serial mode data out bus selection
                                     00: X_ODATA17 ~ X_ODATA12 active, others are set to
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
zero
                                      01: X_ODATA11 ~ X_ODATA06 active, others are set to
zero
                                      10: X ODATA05 ~ X ODATA00 active, others are set to
zero
                                      11: reserved
                                      [3] Output data blanking
                                      0: set output data to 0
                                                             1: Normal display
                                    [2] Parallel or serial mode selection
                                      0: serial data out
                                                             1: parallel data output
                                    [1:0] Output clock selection
                                    00: system clock divided by 2
                                    01: system clock divided by 4
                                    10: system clock divided by 8
                                    11: reserved */
         AMP506_Command_Write(0x11,0x05);
      /*[7] Reserved
        [6:4] Even line of serial panel data out sequence or data bus order of parallel panel
        000: RGB
                    001: RBG
                                 010: GRB
                                              011: GBR 100: BRG 101: BGR
                                                                                 Others:
reserved
        [3] Reversed
        [2:0] Odd line of serial panel data out sequence
        000: RGB
                    001: RBG
                                 010: GRB
                                               011: GBR 100: BRG 101: BGR Others:
           */
reserved
       AMP506_Command_Write(0x12,0x00);
                                               // [3:0] MSB of output H sync. pulse start
position
       AMP506 Command Write(0x13,0x00);
                                               //[7:0] LSB of output H sync. pulse start position
       AMP506_Command_Write(0x14,0x00);
                                               // [3:0] MSB of output H sync. pulse width
        AMP506_Command_Write(0x15,0x10);
                                                     //[7:0] LSB of output H sync. pulse width
        AMP506_Command_Write(0x16,0x00);
                                                     //[3:0] MSB of output DE horizontal start
position
        AMP506_Command_Write(0x17,0x38);
                                                     //[7:0] LSB of output DE horizontal start
position
     AMP506_Command_Write(0x18,0x01); //[3:0] MSB of output DE horizontal active region in
pixel
     AMP506_Command_Write(0x19,0x40);
                                               //[7:0] LSB of output DE horizontal active region
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
in pixel
     AMP506_Command_Write(0x1a,0x01);
                                               //[7:4] Reserved [3:0] MSB of output H total in
pixel
     AMP506 Command Write(0x1b,0xb8);
                                               //[7:0] LSB of output H total in pixel
     AMP506_Command_Write(0x1c,0x00);
                                                //[3:0] MSB of output V sync. pulse start
position
                                                //[7:0] of output V sync. pulse start position
     AMP506 Command Write(0x1d,0x00);
     AMP506_Command_Write(0x1e,0x00);
                                                //[7:4] Reserved [3:0] MSB of output V sync.
pulse width
     AMP506 Command Write(0x1f,0x08);
                                                //[7:0] LSB of output V sync. pulse width
                                                // [3:0] MSB of output DE vertical start position
     AMP506 Command Write(0x20,0x00);
     AMP506_Command_Write(0x21,0x12);
                                                //[7:0] LSB of output DE vertical start position
     AMP506 Command Write(0x22,0x00);
                                                // [3:0] MSB of output DE vertical active region
in line
     AMP506 Command Write(0x23,0xf0);
                                                //[7:0] LSB of output DE vertical active region
in line
     AMP506_Command_Write(0x24,0x01);
                                                //[7:4] Reversed [3:0] MSB of output V total in
line
     AMP506_Command_Write(0x25,0x09);
                                                //[7:0] LSB of output V total in line
                                                // [17:16] bits of memory read start address
     AMP506_Command_Write(0x26,0x00);
     AMP506 Command Write(0x27,0x00);
                                                //[7:0] [15:8] bits of memory read start address
     AMP506_Command_Write(0x28,0x00);
                                                //[7:0] [7:0] bits of memory read start address
    AMP506 Command Write(0x29,0x01);
    //[7:1] Reversed [0] Load output timing related setting (H sync., V sync. and DE) to take effect
   AMP506_Command_Write(0x2d,0x08); /* [7:4] Reserved
                                           [3] Output pin X_DCON level control
                                           [2] Output clock inversion
                                                                         0: Normal 1: Inverse
                                           [1:0] Image rotate
                                            00: 0° 01: 90° 10: 270° 11: 180°
                                          */
   AMP506_Command_Write(0x30,0x00); //[7:4] Reserved [3:0] MSB of image horizontal shift
value
   AMP506_Command_Write(0x31,0x00); //[7:0] LSB of image horizontal shift value
   AMP506_Command_Write(0x32,0x00); //[7:4] Reserved [3:0] MSB of image vertical shift
value
   AMP506_Command_Write(0x33,0x00); //[7:0] LSB of image vertical shift value
   AMP506_Command_Write(0x34,0x01);
  // [3:0] MSB of image horizontal physical Resolution in memory
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
AMP506 Command Write(0x35,0x40);
  //[7:0] LSB of image horizontal physical resolution in memory
      AMP506 Command Write(0x36,0x01);
//[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory
      AMP506 Command Write(0x37,0xe0);
//[7:0] LSB of image vertical physical resolution in memory
}
void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y)
          AMP506 80Mode Command SendAddress(0x00);
          AMP506_80Mode_Command_SendData((S_X)>>8);
          AMP506 80Mode Command SendData(S X);
          AMP506_80Mode_Command_SendData((E_X-1)>>8);
          AMP506_80Mode_Command_SendData(E_X-1);
          AMP506 80Mode Command SendData(S Y>>8);
          AMP506_80Mode_Command_SendData(S_Y);
          AMP506_80Mode_Command_SendData((E_Y-1)>>8);
          AMP506 80Mode Command SendData(E Y-1);
}
void Full 386SCR(uint16 Dat16bit)
{
  int32 k,I;
  AMP506 WindowSet(0,0,Resolution X,Resolution Y);
  AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_
 for(k=0;k<240*2;k++)
  {
   for(I=0;I<320;I++)
        AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);
     }
  }
 AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable _
}
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

The TFT LCD controller default value is for AM320240N1 already. So we can start to write our data in a few steps:

Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.

10.1 Step 1: Make sure the interface Protocol.

10.2 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size =240 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 ,

#### REG[37]=0xF0

Date: 2008/4/29


10.3 Step 3: Define the Panel X Size = 320

REG[8]=0x01, REG[9]=0x40

10.4 Step4: Define the Write window. Start=(0,0) End=(619,239)

REG[0] = 0x00 , REG[1] = 0x00 , REG[2] = 0x02 , REG[3] = 0x6B , // Start X , End X

REG[4]=0x00, REG[5]=0x00, REG[6]=0x00, REG[7]=0xEF, // Star Y, End Y



36

10.5 Step5: Write the 640x240x18 bit data consecutively



10.6 Step6: The display will show the following image.



Date: 2008/4/29

10.7 Step7: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 160, REG[30]=00 REG[31]=A0. You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

10.8 Step8: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 320, REG[30]=01 REG[31]=40. You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

DISPLAYED COLOR AND INPUT DATA

|       | Color &<br>Gray |    |    |    |    |    |    |    | D  | ATA S | SIGNA | L  |    |    |    |    |    |    |    |
|-------|-----------------|----|----|----|----|----|----|----|----|-------|-------|----|----|----|----|----|----|----|----|
|       | Scale           | R5 | R4 | R3 | R2 | R1 | R0 | G5 | G4 | G3    | G2    | G1 | G0 | B5 | B4 | В3 | B2 | B1 | B0 |
|       | Black           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Red(0)          | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Green(0)        | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1     | 1     | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  |
| Basic | Blue(0)         | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 1  | 1  | 1  | 1  | 1  | 1  |
| Color | Cyan            | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1     | 1     | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|       | Magenta         | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0     | 0     | 0  | 0  | 1  | 1  | 1  | 1  | 1  | 1  |
|       | Yellow          | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1     | 1     | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | White           | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1     | 1     | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|       | Black           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Red(62)         | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Red(61)         | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Red   | :               | :  | :  | :  | :  | :  | :  | :  | :  | :     | :     | :  | :  | :  | :  | :  | :  | :  | :  |
| Rea   | Red(31)         | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 1     | :               | :  | :  | :  | :  | :  | :  | :  | :  | :     | :     | :  | :  | :  | :  | :  | :  | :  | :  |
|       | Red(1)          | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Red(0)          | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Black           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Green(62)       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Green(61)       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Green | :               | :  | :  | :  | :  | :  | :  | :  | :  | :     | :     | :  | :  | :  | :  | :  | :  | :  | :  |
| Green | Green(31)       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1     | 1     | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | :               | :  | :  | :  | :  | :  | :  | :  | :  | :     | :     | :  | :  | :  | :  | :  | :  | :  | :  |
|       | Green(1)        | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1     | 1     | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Green(0)        | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1     | 1     | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | Black           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Blue  | Blue(62)        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |
|       | Blue(61)        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  |
|       | :               | :  | :  | :  | :  | :  | :  | :  | :  | :     | :     | :  | :  | :  | :  | :  | :  | :  | :  |
|       | Blue(31)        | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 0  | 1  | 1  | 1  | 1  | 1  |
|       | :               | :  | :  | :  | :  | :  | :  | :  | :  | :     | :     | :  | :  | :  | :  | :  | :  | :  | :  |
|       | Blue(1)         | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 1  | 1  | 1  | 1  | 1  | 0  |
|       | Blue(0)         | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0     | 0  | 0  | 1  | 1  | 1  | 1  | 1  | 1  |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 11 QUALITY AND RELIABILITY

### 11.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature :  $25 \pm 5^{\circ}$ C Humidity :  $60 \pm 25\%$  RH.

### 11.2 SAMPLING PLAN

Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.


### 11.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

### 11.4 APPEARANCE

Date: 2008/4/29

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 11.5 INSPECTION QUALITY CRITERIA

| No. | Item                      | Criterior   | Defect type |                              |       |
|-----|---------------------------|---|-------------|------------------------------|-------|
| 1   | Non display               | No non display is allowed   | Major       |                              |       |
| 2   | Irregular operation       | No irregular operation is a   | Major       |                              |       |
| 3   | Short                     | No short are allowed  |             |                              | Major |
| 4   | Open                      | Any segments or comm are rejectable.  | on patte    | erns that don't activate     | Major |
| 5   | Black/White spot (I)      | Size D (mm)  D ≤ 0.15  0.15 < D ≤ 0.20  0.20 < D ≤ 0.30  0.30 < D   | Ac          | ceptable number Ignore 3 2 0 | Minor |
| 6   | Black/White line (I)      | Length(mm)  10 < L 5.0 < L < 10 1.0 < L < 5.0 0.04 < W < 0.06 < W < 0.07 < W | Minor       |                              |       |
| 7   | Black/White<br>sport (II) | Size D (mm)  D ≤ 0.30  0.30 < D ≤ 0.50  0.50 < D ≤ 1.20  1.20 < D   | Minor       |                              |       |
| 8   | Black/White<br>line (II)  | Length (mm)     Width (       20 < L  | Minor       |                              |       |
| 9   | Back Light                | <ol> <li>No Lighting is rejectab</li> <li>Flickering and abnorm</li> </ol>  | Major       |                              |       |
| 10  | Display pattern           | $\frac{A+B}{2} \le 0.30$ 0 < C  Note: 1. Acceptable up to 3 2. NG if there're to tw   | Minor       |                              |       |

The contents of this document are confidential and must not be disclosed wholly or in part

to any third part without the prior written consent of AMPIRE CO., LTD

|     | Dlamiah 0                 | -  |                    |            |   |         |
|-----|---------------------------|--|--------------------|------------|---|---------|
|     | Blemish & Foreign matters | Size D (n  |                    |            |   |         |
|     | 1 oreign matters          | D < 0.15   |                    |            |   |         |
| 11  | Size:                     | 0.15 < D < 0.20  |                    |            | Ignore<br>3   | Minor   |
|     |                           | 0.20 < D ≤ 0.30  |                    |            | 2   |         |
|     | $D = \frac{A+B}{2}$       | 0.30 < D   | •                  |            | 0   |         |
|     | 2                         | 0.00 1 D   |                    |            | 0   |         |
|     |                           |  |                    | / >        |   |         |
|     | _                         | Width (mm)   | Length             |            | Acceptable number                                   |         |
|     | Scratch on                | W <u>.≤</u> 0.0  | Igno               |            | Ignore  |         |
|     | Polarizer                 | 3  | L <u>≤</u> 2       |            | Ignore  |         |
| 12  |                           | 0.03 <w<u>&lt;0.05</w<u>   | L > 2              |            | 1   | Minor   |
|     | A ►                       | 0.05<\\\<0.00  | L > 1              |            | 1<br>Ignoro   |         |
|     | <b>♦</b> B                | 0.05 <w<u>&lt;0.08</w<u>   | L <u>≤</u> 1       |            | Ignore  |         |
|     |                           | 0.08 <w< td=""><td>Note</td><td>(1)</td><td>Note(1)</td><td></td></w<>   | Note               | (1)        | Note(1)   |         |
|     |                           | Note(1) Regard a   | as a blomis        | h          |   |         |
|     |                           | Note(1) Negara a   | as a Dicitiis      | 11         |   |         |
|     |                           |  |                    |            |   |         |
|     |                           | Size D (n  |                    | Ac         | ceptable number                                     |         |
| 13  | Bubble in                 | D <u>&lt;</u> 0.20   |                    | Ignore     |   | Minor   |
| '   | polarizer                 | 0.20 < D < 0.50  |                    |            | 3   | WIIIIOI |
|     |                           | 0.50 < D < 0.80  |                    |            | 2   |         |
|     |                           | 0.80 < D   |                    |            | 0   |         |
|     | 0                         |  |                    |            |   |         |
| 4.4 | Stains on                 | Stains that can  | N 4:               |            |   |         |
| 14  | LCD panel surface         | with a soft cloth  | Minor              |            |   |         |
|     | Surface                   |  |                    |            |   |         |
| 15  | Rust in Bezel             | Rust which is v  | Minor              |            |   |         |
|     |                           |  |                    |            |   |         |
|     | Defect of                 |  |                    |            |   |         |
| 16  | land surface              | Evident crevice  | Minor              |            |   |         |
| '   | contact (poor             | Evidoni di ovido   | 14111101           |            |   |         |
|     | soldering)                |  |                    |            |   |         |
|     |                           | 1. Failure to mo   | ount parts         |            |   | Major   |
| 17  | Parts                     | 2. Parts not in t  | Major              |            |   |         |
|     | mounting                  | 3. Polarity, for 6   | Major              |            |   |         |
|     |                           | 1. LSI, IC lead  |                    |            |   |         |
|     | Parts                     | outline.   | IVIIIIOI           |            |   |         |
| 18  | alignment                 |  | nent is of         | f center : | and more than 50% of                                | Minor   |
|     | angriment                 | the leads is   | IVIII IOI          |            |   |         |
|     |                           |  | ,N≧1               |            | •   | Major   |
|     | Conductive                | 1. 0.45<φ  | Minor              |            |   |         |
| 19  | foreign matter            | 2. 0.30<φ <u>&lt;</u> 0.4  | IVIII IOI          |            |   |         |
| 19  | (Solder ball,             | φ:Average<br>3. 0.50 <l< td=""><td>diameter d<br/>,N≧1</td><td>o soluer</td><td>ball (unit: mm)</td><td>N 41</td></l<> | diameter d<br>,N≧1 | o soluer   | ball (unit: mm)                                     | N 41    |
|     | Solder chips)             | L: Average   | Minor              |            |   |         |
|     |                           |  |                    |            | . , ,   |         |
|     |                           |  |                    | •          | burnout, the pattern is<br>re for repair; 2 or more |         |
| 20  | Faulty PCB                |  | IVIII IOI          |            |   |         |
| 20  | correction                | places are   | Minor              |            |   |         |
|     |                           | been perfor  | •                  | cui, all   | d no resist coating has                             | Minor   |
| 1   |                           | peen heno  | ilicu.             |            |   |         |

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

|    |            | The TFT    |          |           |                                  |  |       |
|----|------------|------------|----------|-----------|----------------------------------|--|-------|
| 21 | Defect Dot | Bright dot | Dark dot | Total dot | Distance<br>between<br>Dark dark |  | Minor |
|    |            |            | 3        | 4         | L≧5 mm                           |  |       |

# 12 Reliability test items (Note2):

| No. | Test items                         | Conditions  | Remark                            |
|-----|------------------------------------|---|-----------------------------------|
| 1   | High temperature storage           | Ta=80°C 240Hrs  |                                   |
| 2   | Low temperature storage            | Ta=-30°C 240Hrs   |                                   |
| 3   | High temperature operation         | Ta=70°C 240Hrs  |                                   |
| 4   | Low temperature operation          | Ta=-20°C 240Hrs   |                                   |
| 5   | High temperature and high humidity | Ta=40°C,85% RH 240Hrs   | Operation                         |
| 6   | Heat shock                         | -30°C~80°C/200 cycles 1Hrs/cycle  | Non-operation                     |
| 7   | Electrostatic discharge            | $\pm 200V,200Pf(0\Omega),$ once for each terminal   | Non-operation                     |
| 8   | Vibration                          | Frequency range :8~33.3Hz Stoke :1.3mm Sweep :2.9G,33.3~400Hz Cycle :15 minutes 2 hours for each direction of X,Z 4 hours for Y direction | JIS C7021,<br>A-10<br>Condition A |
| 9   | Mechanical shock                   | 100G, 6ms,±X, ±Y,±Z<br>3 times for each direction   | JIS C7021,<br>A-7<br>Condition C  |
| 10  | Vibration (With carton)            | Random vibration:<br>0.015G <sup>2</sup> /Hz from 5~200Hz<br>-6dB/octave from 200~500Hz   | IEC 68~34                         |
| 11  | Drop (with carton)                 | Height:60cm<br>1 corner,3 edges,6 surfaces  | JIS Z0202                         |

# **13 USE PRECAUTIONS**

### 13.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

## 13.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

### 13.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

# 13.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

### 13.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warranty for all products and three months warrantee for all repairing products.

# **14 OUTLINE DIMENSION**

# 14.1 OUTLINE DIMENSION-1 (With FFC P1.0x24 pins)



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

