Version: C

2018-01-10

Specification for Approval

Customer:	
Model Name:	

Sı	Customer approval		
R&D Designed	R&D Approved	QC Approved	
Peter	Peng Jun		

Version: C

2018-01-10

Revision Record

REV NO.	REV DATE	CONTENTS	Note
Α	2015-07-01	NEW ISSUE	
В	2016-09-08	Remove the double-sided adhesive	
С	2018-01-10	Change P.6 pin41 and pin42	

Version: C

2018-01-10

Table of Contents

List	Description	Page No.
	Cover	1
	Revision Record	2
	Table of Contents	3
1	Scope	4
2	General Information	4
3	External Dimensions	5
4	Interface Description	6
5	Absolute Maximum Ratings	9
6	DC Characteristics	9
7	Timing Characteristics	10
8	Backlight Characteristics	19
9	Optical Characteristics	20
10	Reliability Test Conditions and Methods	22
11	Inspection Standard	23
12	Handling Precautions	28
13	Precaution for Use	29
14	Packing Method	29



Version: C

2018-01-10

1. Scope

This specification defines general provisions as well as inspection standards for TFT module supplied by AMSON electronics.

If the event of unforeseen problem or unspecified items may occur, naturally shall negotiate and agree to solution.

2. General Information

LCM

ITEM	STANDARD VALUES	UNITS
LCD type	3.5"TFT	
Dot arrangement	480(RGB)×800	dots
Color filter array	RGB vertical stripe	
Display mode	IPS / Transmission / Normally Black	-
Viewing Direction	80/80/80/80 deg(U/D/L/R @ C/R>10)	
Driver IC	HX8369A	
Module size	50.56(W)×86.20(H)×3.05(T)	mm
Active area	45.36(W)×75.60(H)	mm
Dot pitch	0.0945(W)×0.0945(H)	mm
Interface	8/ 9/16/18-bit i80-series system interface SPI + 16/18/24-bit RGB interface SPI + MIPI interface	
Operating temperature	-20 ~ +70	°C
Storage temperature	-30 ~ +80	°C
Back Light	8 White LED	
Weight	TBD	g

RTP


ITEM	STANDARD VALUES	UNITS
RTP type	Film + Glass + FPC	
Surface hardness	3H	
Transmittance	≥80%	
RTP size	50.56 (W)×86.20 (H)×1.2(T)	mm
Active area	45.96(W)×76.20 (H)	mm
Response Time	≤10ms	ms
Linearity	≤1.5%	%
Hitting Life	≥1000000times	Times
Insulation resistance	>20MΩ	ΜΩ
Operation force ≤120g		g
Resistance	X:300Ω ~ 900Ω Y:200Ω ~ 500Ω	Ω



Version: C

2018-01-10

3. External Dimensions





Version: C

2018-01-10

4. Interface Description

1 LEDK LED backlight (Cathode). 2 LEDA LED backlight (Anode). 3 YU 4 XR 5 YD 6 XL 7 VDD2 A supply voltage to the analog circuit. 8 VDD1 A supply voltage to the I/O circuit. Backlight on/off control pin. If use CABC function, the pin can		lace Descrip					
2 LEDA LED backlight (Anode). 3 YU 4 XR 5 YD 6 XL 7 VDD2 A supply voltage to the analog circuit. 8 VDD1 A supply voltage to the I/O circuit. 9 BLU_PWM BACKJIGHT on/off control pin. If use CABC function, the pin can Connect to external LED driver IC. Please refer to Brightness control block. 10 TE Output a frame head pulse signal. 11 BS0 12 BS1 MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 14 BS3 PB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in RGB I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 50 DSI_DDENB High: Disable the DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	PIN	PIN NAME	DESCRIPTION				
3 YU 4 XR 5 YD 6 XL 7 VDD2 A supply voltage to the analog circuit. 8 VDD1 A supply voltage to the I/O circuit. 8 VDD1 A supply voltage to the I/O circuit. 9 BLU_PWM Connect to external LED driver IC. Please refer to Brightness contro block. 10 TE Output a frame head pulse signal. 11 BS0 MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 14 BS3 MPU interface mode selection condition of the MPU & RGB Interface mode, please refer to NOTE3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 49 PCLK Pixel clock signal in RGB I/F. 50 DSI_LDO_ENB High: Disable the DSI _LDO. The default setting is Low. 150 LDO_ENB High: Disable the DSI _LDO. Low: Enable the DSI _LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_DIP MIPI-DSI Data differential signal input pins. (Data lane 1)	1	LEDK	LED backlight (Cathode).				
4 XR 5 YD 6 XL 7 VDD2 A supply voltage to the analog circuit. 8 VDD1 A supply voltage to the I/O circuit. 8 VDD1 A supply voltage to the I/O circuit. 9 BLU_PWM Backlight on/off control pin. If use CABC function, the pin can Connect to external LED driver IC. Please refer to Brightness control block. 10 TE Output a frame head pulse signal. 11 BS0 MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 13 BS2 please refer to NOTE3 14 BS3 Reset input pin, Active "L". 15 RESX Reset input pin, Active "L". Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: O: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SP	2	LEDA	LED backlight (Anode).				
Touch pin. A supply voltage to the analog circuit. A supply voltage to the I/O circuit. Backlight on/off control pin. If use CABC function, the pin can Connect to external LED driver IC. Please refer to Brightness contro block. TE Output a frame head pulse signal. MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 BS3	3	YU					
5 YD 6 XL 7 VDD2 A supply voltage to the analog circuit. 8 VDD1 A supply voltage to the I/O circuit. 8 VDD1 A supply voltage to the I/O circuit. 9 BLU_PWM Connect to external LED driver IC. Please refer to Brightness contro block. 10 TE Output a frame head pulse signal. 11 BS0 MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 13 BS2 please refer to NOTE3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in RGB I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 50 DSI_DO_ENB DSI I/F: Control signal of DSI_LDO. The default setting is Low. 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground.	4	XR	Touch nin				
7 VDD2 A supply voltage to the analog circuit. 8 VDD1 A supply voltage to the I/O circuit. 9 BLU_PWM Connect to external LED driver IC. Please refer to Brightness contro block. 10 TE Output a frame head pulse signal. 11 BS0 MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 13 BS2 please refer to NOTE3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0. Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial output signal in SPI I/F. 45 SDO Serial output signal in RGB I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 49 PCLK Pixel clock signal in RGB I/F. 50 DSI_DO_ENB High: Disable the DSI_LDO. The default setting is Low. 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground.	5	YD	Touch pin.				
8 VDD1 A supply voltage to the I/O circuit. BLU_PWM Connect to external LED driver IC. Please refer to Brightness contro block. Output a frame head pulse signal. 10 TE Output a frame head pulse signal. 11 BS0 MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 14 BS3 PBS2 Please refer to NOTE3 15 RESX Reset input pin, Active "L". DBI[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 50 DSI_LDO_ENB High: Disable the DSI_LDO. The default setting is Low. Pixel clock signal of DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DDN MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DDN MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground.	6	XL					
Backlight on/off control pin. If use CABC function, the pin can Connect to external LED driver IC. Please refer to Brightness control block. 10 TE Output a frame head pulse signal. 11 BS0 12 BS1 MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3 14 BS3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Write strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. DSI I/F: Control signal of DSI LDO. The default setting is Low. High: Disable the DSI LDO. Low: Enable the DSI LDO. It must be connected to VDD1 or GND. (latch type) 50 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground.	7	VDD2	A supply voltage to the analog circuit.				
9 BLU_PWM Connect to external LED driver IC. Please refer to Brightness contro block. 10 TE Output a frame head pulse signal. 11 BS0 12 BS1 Connected to GND or VDD1.For the details, please refer to NOTE3 13 BS2 please refer to NOTE3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 41 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 42 DCX_SCL Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 43 CSX Chip select input signal in SPI I/F. 44 SDI Serial output signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 49 PCLK Pixel clock signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 50 DSI_LDO_ENB MIPI-DSI Data differential signal input pins. (Data lane 0) 51 DSI_VSS Ground. 52 DSI_DDP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DDP MIPI-DSI Data differential signal input pins. (Data lane 0)	8	VDD1					
11 BS0 12 BS1 13 BS2 14 BS3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. Writes strobe signal to write data when WRX is "Low" in MPU I/F. Display data / command selection in 80-series MPU I/F. 42 DCX_SCL A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. DSI LDO_ENB High: Disable the DSI LDO. The default setting is Low. High: Disable the DSI LDO. Low: Enable the DSI LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 55 DSI_DDP MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_DDP MIPI-DSI Data differential signal input pins. (Data lane 0) 55 DSI_DDP MIPI-DSI Data differential signal input pins. (Data lane 0)	9	BLU_PWM	Connect to external LED driver IC. Please refer to Brightness control				
MPU interface mode selection signal. Must be connected to GND or VDD1.For the details, please refer to NOTE3	10	TE	Output a frame head pulse signal.				
connected to GND or VDD1.For the details, please refer to NOTE3 13 BS2 please refer to NOTE3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 49 PCLK Pixel clock signal in RGB I/F. 50 DSI_LDO_ENB High: Disable the DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground.	11	BS0					
13 BS2 14 BS3 15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F mode 49 PCLK Pixel clock signal in RGB I/F. 50 DSI_LDO_ENB DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	12	BS1					
15 RESX Reset input pin, Active "L". 16~39 DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 50 DSI_LDO_ENB High: Disable the DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	13	BS2	,				
DB[23:00] Data bus. For the connection condition of the MPU & RGB Interface mode, please refer to NOTE3 40 RDX_E DBI Type-A: 0: Read/Write disable, 1: Read / Write enable. DBI Type-B: a read signal and read data at the low level. 41 WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. 42 DCX_SCL Display data / command selection in 80-series MPU I/F. Display data / command selection in 80-series MPU I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F. 49 PCLK Pixel clock signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DDP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DDN MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	14	BS3	product to the filler				
Interface mode, please refer to NOTE3	15	RESX	Reset input pin, Active "L".				
WRX_DCX WRX_DCX Writes strobe signal to write data when WRX is "Low" in MPU I/F. Data / Command Selection pin in 4-wire SPI I/F. DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. SDI Serial input signal in SPI I/F. SDO Serial output signal in SPI I/F. VSYNC Vertical sync signal in RGB I/F. HSYNC Horizontal sync signal in RGB I/F. DE Data enable signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) SI DSI_VSS Ground. DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) DSI_VSS Ground. DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	16~39	DB[23:00]					
Data / Command Selection pin in 4-wire SPI I/F. DCX_SCL Display data / command selection in 80-series MPU I/F. A synchronous clock signal in SPI I/F. CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. SDI Serial input signal in SPI I/F. SDO Serial output signal in SPI I/F. VSYNC Vertical sync signal in RGB I/F. HSYNC Horizontal sync signal in RGB I/F. DE Data enable signal in RGB I/F. DE Data enable signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) DSI_VSS Ground. DSI_VSS Ground. DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 0) DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	40	RDX_E	DBI Type-B: a read signal and read data at the low level.				
42 DCX_SCL A synchronous clock signal in SPI I/F. 43 CSX Chip select input pin ("Low" enable) in MPU I/F and SPI I/F. 44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F mode 49 PCLK Pixel clock signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_VSS Ground. 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	41	WRX_DCX					
44 SDI Serial input signal in SPI I/F. 45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F mode 49 PCLK Pixel clock signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	42	DCX_SCL					
45 SDO Serial output signal in SPI I/F. 46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F mode 49 PCLK Pixel clock signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	43	CSX	Chip select input pin ("Low" enable) in MPU I/F and SPI I/F.				
46 VSYNC Vertical sync signal in RGB I/F. 47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F mode 49 PCLK Pixel clock signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	44	SDI	Serial input signal in SPI I/F.				
47 HSYNC Horizontal sync signal in RGB I/F. 48 DE Data enable signal in RGB I/F mode 49 PCLK Pixel clock signal in RGB I/F. 50 DSI_LDO_ENB High: Disable the DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	45	SDO	Serial output signal in SPI I/F.				
48 DE Data enable signal in RGB I/F mode 49 PCLK Pixel clock signal in RGB I/F. 50 DSI_LDO_ENB DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	46	VSYNC	Vertical sync signal in RGB I/F.				
PCLK Pixel clock signal in RGB I/F. DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) DSI_VSS Ground. DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) DSI_VSS Ground. DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	47	HSYNC	Horizontal sync signal in RGB I/F.				
DSI I/F: Control signal of DSI_LDO. The default setting is Low. High: Disable the DSI_LDO. Low: Enable the DSI_LDO. It must be connected to VDD1 or GND. (latch type) DSI_VSS Ground. DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) DSI_VSS Ground. DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	48	DE	Data enable signal in RGB I/F mode				
50 DSI_LDO_ENB High: Disable the DSI_LDO. Low: Enable the DSI_LDO. lt must be connected to VDD1 or GND. (latch type) 51 DSI_VSS Ground. 52 DSI_DOP MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_DON MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	49	PCLK	<u> </u>				
52 DSI_D0P MIPI-DSI Data differential signal input pins. (Data lane 0) 53 DSI_D0N MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	50	DSI_LDO_ENB	High: Disable the DSI_LDO. Low: Enable the DSI_LDO.				
53 DSI_D0N MIPI-DSI Data differential signal input pins. (Data lane 0) 54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	51	DSI_VSS	Ground.				
54 DSI_VSS Ground. 55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	52	DSI_D0P	MIPI-DSI Data differential signal input pins. (Data lane 0)				
55 DSI_D1P MIPI-DSI Data differential signal input pins. (Data lane 1)	53	DSI_D0N	MIPI-DSI Data differential signal input pins. (Data lane 0)				
	54	DSI_VSS	Ground.				
56 DSI_D1N MIPI-DSI Data differential signal input pins. (Data lane 1)	55	DSI_D1P	MIPI-DSI Data differential signal input pins. (Data lane 1)				
,	56	DSI_D1N	MIPI-DSI Data differential signal input pins. (Data lane 1)				



Version: C

2018-01-10

57	DSI_VSS	Ground.
58	DSI_CLKP	MIPI-DSI CLOCK differential signal input pins.
59	DSI_CLKN	MIPI-DSI CLOCK differential signal input pins.
60	DSI_VSS	Ground.
61	VDD3	A supply voltage to the logic circuit.

Brightness control block


There is an external output signal from brightness block, CABC_PWM_OUT, to control the LED driver IC in order to control display brightness.

There are resister bits, DBV [7:0] of R51h, for display brightness of manual brightness setting. The CABC_PWM_OUT duty is calculated as (DBV [7:0])/255 x CABC duty (generated after one-frame display data content analysis).

For ex: CABC_PWM_OUT period=2.95 ms, and DBV [7:0] (R51h)='228DEC' and CABC duty is 74%. Then CABC_PWM_OUT duty=(228) / 255 x 74.42%'66.54%.

Correspond to the CABC_PWM_OUT period=2.95 ms, the high-level of CABC_PWM_OUT (high effective) = 1.96ms, and the low-level of CABC_PWM_OUT

=0.99ms.



CABC_PWM_OUT output duty

Symbol	Parameter	Min.	Max.	Unit	Description
tpw	Pulse width	0.0333	8.33	ms	-

CABC timing table

Note1: The signal rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Note2: The pulse width range by setting CABC related registers is locate between 0.0333ms to 8.33ms.

When Architecture II module is used (BL='0') with the example below, the

CABC_PWM_OUT is always output low and the DBV [7:0] (R51h) will be read a value as 169DEC ((169)/255° 66.27%).



Version: C

2018-01-10

NOTE3:

NO I E3						
BS3	BS2	BS1	BS0	MPU interface mode	DB pins	Display mode
0	0	0	0	DBI TYPE-A 8-bit (CLK-E)	DB23-DB8: Unused, DB7-DB0: Data	Type 1
0	0	0	1	DBI TYPE-A 9-bit (CLK-E)	DB23-DB9:Unused, DB8-DB0: Data	Type 1
0	0	1	0	DBI TYPE-A 16-bit (CLK-E)	DB23-DB16: Unused, DB15-DB0: Data	Type 1
0	0	1	1	DBI TYPE-A 18-bit (CLK-E)	DB23-DB18: Unused, DB17-DB0: Data	Type 1
0	1	0	0	DBI TYPE-B 8-bit	DB23-DB8: Unused DB7-DB0: Data	Type 1
0	1	0	1	DBI TYPE-B 9-bit	DB23-DB9:Unused, DB8-DB0: Data	Type 1
0	1	1	0	DBI TYPE-B 16-bit	DB23-DB16: Unused, DB15-DB0: Data	Type 1
0	1	1	1	DBI TYPE-B 18-bit	DB23-DB18: Unused, DB17-DB0: Data	Type 1
1	0	0	0	DSI (Command mode)	DSI_CLKP, DSI_CLKN, DSI_D0P, DSI_D0N, DSI_D1P, DSI_D1N	Type 1
1	0	0	1	3-wire serial + MDDI interface (note 1)	MDDI_STBP, MDDI_STBN, MDDI_D0P, MDDI_D0N, MDDI_D1P, MDDI_D1N,	-
1	0	1	0	DBI TYPE-B 24-bit	DB23-DB0: Data	Type 1
1	1	0	0	DSI (Video mode)	DSI_CLKP, DSI_CLKN, DSI_DOP, DSI_DON, DSI_D1P, DSI_D1N	Type 3
1	1	0	1	DPI/DBI TYPE-C Option 1	SDI/SDO, DB23-DB0	Type 3
1	1	1	0	DPI/DBI TYPE-C Option 2	SDI/SDO, DB23-DB0	Type 3
1	1	1	1	DPI/DBI TYPE-C Option 3	SDI/SDO, DB23-DB0	Type 3



Version: C

2018-01-10

5. Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit
Logic Supply Voltage	VDD1	-0.3	3.6	V
Analog Supply Voltage	VDD2,3	-0.3	5.5	V
Input Voltage	Vin	-0.3	VDD1+0.3	V
Operating Temperature	Тор	-20	70	°C
Storage Temperature	Тѕт	-30	80	°C
Storage Humidity	HD	20	90	%RH

6. DC Characteristics

o. Do onaraoteristios						
Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Logic Supply Voltage	VDD1	1.65	1.8/2.8	3.3	V	-
Analog Supply Voltage	VDD2,3	2.3	2.8	3.3	V	-
Input High Voltage	V _{IH}	0.7VDD1	-	IVDD1	V	-
Input Low Voltage	V _{IL}	GND	-	0.3VDD1	V	-
Output High Voltage	V _{OH}	0.8VDD1	-	VDD1	V	-
Output Low Voltage	V _{OL}	GND	-	0.2VDD1	V	-
I/O Leak Current	ILI	-1	-	1	uA	-




Version: C

2018-01-10

7. Timing Characteristics

7.1 Reset Timing Characteristics




Symbol	Parameter	Related pins	Min.	Тур.	Max.	Note	Unit
t _{RESW}	Reset low pulse width ⁽¹⁾	RESX	10	-	-	-	μs
	- 5		When reset is applied during Sleep In mode	ms			
t _{REST}	Reset complete time ⁽²⁾	-	120	-	-	When reset is applied during Sleep Out mode	ms

Note: (1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5 µ	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then returns to Default condition for H/W reset.
- (3) During Reset Complete Time, ID2 value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.
- (4) Spike Rejection also applies during a valid reset pulse as shown below:




- (5) When Reset is applied during Sleep In Mode.
- (6) When Reset is applied during Sleep Out Mode.
- (7) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Version: C

2018-01-10

7.2 i80-System Interface Timing Characteristics

7.2.1 DBI type A interface characteristics



(VSSA=0V, VDD1=1.8V, VDD2=2.8V, VDD3=2.8V, T_A=25℃)

(V33A-0V, VI	, VDD2=2.8V, VDD3=2.8V, 1 _A =25C)						
Signal	Symbol	Parameter	Min.	Max.	Unit	Description	
DOV SOL TAST		Address setup time	10	_			
DCX_SCL	t aht	Address hold time (Write/Read)	10	_	ns	-	
	tcs	Chip select setup time (Write)	20				
001	trcs	Chip select setup time (Read ID)	45	_			
CSX	trcsfm	Chip Select setup time (Read FM)	355	-	ns	-	
	tcsF	Chip select wait time (Write/Read)	20	-			
	twc	Write cycle (write register)	100	790			
	twc	Write cycle (write GRAM@SLPOUT)	33	790			
WRX DCX	twc	Write cycle (write GRAM@SLPIN)	100	790	ns	-	
_	twrn	Control pulse "H" duration	15	630			
	twrl	Control pulse "L" duration	15	160			
	trc	Read cycle (read register)	100	790			
RDX E	t RC	Read cycle (GRAM)	350	790	ns	_	
NDX_L	t RDH	Control pulse "H" duration	30	630	113	_	
	t RDL	Control pulse "L" duration	20	160			
	twos	Data setup time	15	-			
DB33 DB0	t wdh	Data hold time	25	-		For maximum C∟=30pF	
DB23-DB0	tracc	Read access time	10	_	ns	For minimum CL=8pF	
	t rdo	Output disable time	10	-		·	


Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 30% and 70% of VDD1 for Input signals.

Version: C

2018-01-10

7.2.2 DBI type B interface characteristics



DBI Type B interface characteristics

(VSSA=0V, VDD1=1.8V, VDD2=2.8V, VDD3=2.8V, T₄=25℃)

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
DCX_SCL	tast taht	Address setup time Address hold time (Write/Read)	10 10	-	ns	-
CSX	tcs trcs trcsfm tcsf	Chip select setup time (Write) Chip select setup time (Read ID) Chip Select setup time (Read FM) Chip select wait time (Write/Read)	20 45 355 20	-	ns	-
WRX_DCX	two two two twri twri	Write cycle (write register) Write cycle (write GRAM@SLPOUT) Write cycle (write GRAM@SLPIN) Control pulse "H" duration Control pulse "L" duration	100 33 100 15 15	790 790 790 630 160	ns	-
RDX_E	trc trc tron trol	Read cycle (read register) Read cycle (GRAM) Control pulse "H" duration Control pulse "L" duration	100 350 30 20	790 790 630 160	ns	-
DB23-DB0	twos twoH tracc troo	Data setup time Data hold time Read access time Output disable time	15 25 10 10	-	ns	For maximum CL=30pF For minimum CL=8pF

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.


Logic high and low levels are specified as 30% and 70% of VDD1 for Input signals.

DBI Type B interface characteristics

Version: C

2018-01-10

7.3 Display Serial Interface Timing Characteristics



(VSSA=0V, VDD1=1.8V, VDD2=2.8V, VDD3=2.8V, T_A = 25℃)

Signal	Symbol	Parameter	Min.	Max.	Unit	Description	
CSX tcss		Chip select setup time (Write)	40	-	ns	_	
	tcsн	Chip select setup time (Read)	40	-			
WRX_DCX	t ast	Address setup time	10	-	ns	_	
WIX_DOX	t aht	Address hold time (Write/Read)	10	-	113	_	
DCX SCL	twc	Write cycle	100	-			
(Write)	twrh	Control pulse "H" duration	40	-	ns	-	
(vviite)	twrl	Control pulse "L" duration	40	-			
DCX SCL	trc	Read cycle	150	-			
(Read)	t RDH	Control pulse "H" duration	60	-	ns	-	
(Reau)	t RDL	Control pulse "L" duration	60	-			
SDI/SDO	tos	Data setup time	30	-	no		
(Input)	tот	Data hold time	30	-	ns	For maximum CL=30pF	
SDI/SDO	tracc	Read access time	10	-	ne	For minimum C∟=8pF	
(Output)	top	Output disable time	10	50	ns		


Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 30% and 70% of VDD1 for Input signals.

Version: C

2018-01-10

7.4 Parallel 24/18/16-bit RGB Interface Timing Characteristics (DPI interface)



Resolution=480x800 (VSSA=0V, VDD1=1.8V, VDD2=2.8V, VDD3=2.8V, T_A=25℃)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Vertical sync. setup time	VSST	-	5	-	-	ns
Vertical sync. hold time	VSHT	-	5	-	-	ns
Horizontal sync. setup time	HSST	-	5	-	-	ns
Horizontal sync. hold time	HSHT	-	5	ı	-	ns
Pixel clock cycle when RGB I/F is running	PCLKCYC	VRR ⁽⁵⁾ = Min . 50 Hz Max. 70 Hz	31 ⁽³⁾	1	4 9.2 ⁽⁴⁾	ns
Pixel clock low time	PCLKLT	-	5	-	-	ns
Pixel clock high time	PCLKHT	-	5	-	-	ns
Data setup time DB[23:0]	DST	-	5	ı	-	ns
Data hold time DB[23:0]	DHT	-	5	-	-	ns


Note: (1) Signal rise and fall times are equal to or less than 20 ns.

- (2) Input signals are measured by 0.30 x VDD1 for low state and 0.70 x VDD1 for high state.
- (3) 32.2 MHz
- (4) 20.3 MHz
- (5) VRR: Vertical Refresh Rate, equal to VSYNC frequency.

Version: C

2018-01-10

Vertical Timings for RGB I/F




solution=480x800 (VSSA=0V. VDD1=1.8V. VDD2=2.8V. VDD3=2.8V. T₄=25℃)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Vertical cycle	VP	-	806	-	-	Line
Vertical low pulse width	VS	-	2	-	Note(4)	Line
Vertical front porch	VFP	-	2	-	-	Line
Vertical back porch	VBP	-	2	-	Note(4)	Line
Vertical data start point	-	VS+VBP	4	-	Note(4)	Line
Vertical blanking period	VBL	VS+VBP+VFP	6	-	-	Line
Vertical active area	-	VDISP	-	800	-	Line
Vertical Refresh rate	VRR	-	50	-	70	Hz

Note: (1) Signal rise and fall times are equal to or less than 20 ns.

- (2) Input signals are measured by 0.30 x VDD1 for low state and 0.70 x VDD1 for highstate. (3) Data lines can be set to "High" or "Low" during blanking time Don't care.
- (4) The VS and VBP pulse width are related to ASG/GIP STV and CKV timing. The STV and CKV must be set at corresponding position for LCD normal display. Also refer to setion 6.2.66 SETGIP.

Horizontal Timings for RGB I/F



Resolution=480x800 (VSSA=0V, VDD1=1.8V, VDD2=2.8V, VDD3=2.8V, T_A=25℃)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
HS cycle	HP	Note 3	504	-	568	DCK
HS low pulse width	HS	-	5	-	78	DCK
Horizontal back porch	HBP	-	5	-	78	DCK
Horizontal front porch	HFP	-	5	-	78	DCK
Horizontal data start point		HS+HBP	19	-	83	DCK
Horizontal data start point		110.1161	700	-	-	ns
Horizontal blanking period	HBLK	HS+HBP+HFP	24	-	88	DCK
Horizontal active area	HDISP	-	-	480	-	DCK
Pixel clock frequency	DCK	VRR = Min. 50 Hz	20.3	-	32.2	MHz
When RGB I/F is running	DOR	– Max. 70 Hz	31	-	49.2	ns

Note: (1) Signal rise and fall times are equal to or less than 20 ns.

- (2) Input signals are measured by 0.30 x VDD1 for low state and 0.70 x VDD1 for high state.
- (3) HP is multiples of eight DCK.
- (4)Data lines can be set to "High" or "Low" during blanking time Don't care.

Version: C

2018-01-10

7.5 MDDI electrical Characteristics


7.5.1 DC Characteristics

DC characteristic:

Parameter	Description	Min.	Тур.	Max.	Unit
V _{IT+}	Receiver differential input high threshold voltage. Above this differential voltage the input signal shall be interpreted as a logic-one level.	-	0	50	mV
V _{IT} .	Receiver differential input low threshold voltage. Below this differential voltage the input signal shall be interpreted as a logic-zero level.	-50	0	-	
V _{IT+_hib}	Receiver differential input high threshold voltage (offset for hibernation wake-up). Above this differential voltage the input signal shall be interpreted as a logic-one level.	-	100	125	mV
V _{IThib}	Receiver differential input low threshold voltage (offset for hibernation wake-up). Below this differential voltage the input signal shall be interpreted as a logic-zero level.	75	100	-	mV
V _{Input-Range}	Allowable receiver input voltage range with respect to client ground.	0. 5	-	1.2	V

7.5.2 AC Characteristics

AC characteristic:



Note: The maximum rise and fall time is either 35% of the interval to transmit one bit on one differential pair or 100 nsec, hichever is smaller.


DS



Version: C

2018-01-10

Host-Initiated Wake-up




Parameter	Description	Min.	Тур.	Max.	Unit
t _{restart-high}	Duration of host link restart high pulse	140	150	250	Stb clock
t _{restart-low}	Duration of host link restart low pulse	50	50	50	Stb clock
t _{stb-data-enbl}	MDDI_Stb completely enabled to MDDI_Data0 enabled	0	-	-	µsec
t _{client-startup}	Time for host to hold MDDI_Stb at logic-zero level after MDDI_Data0 reaches logic-high level	200	-	-	nsec

Version: C

2018-01-10


7.6 DPI Interface Power On/Off Timing Power On Timing



Version: C

2018-01-10

Power Off Timing



8. Backlight Characteristics

LED CIRCUIT:



Item	Symbol	MIN	TYP	MAX	UNIT	Test Condition
Supply Voltage	Vf	23.2	25.6	28	V	If=20mA
Supply Current	If	-	20	-	mA	-
Luminous Intensity for LCM	-	300	350	ı	cd/m ²	If=20mA
Uniformity for LCM	-	80	-	-	%	If=20mA
Life Time	-	-	50000	-	Hr	If=20mA
Backlight Color	White					




Version: C

2018-01-10

9. Optical Characteristics


Item	Condition	S	Min.	Тур.	Max.	Unit	Note	
	Horizontal	θL	70	80	-			
Viewing Angle	Horizoniai	θR	70	80	-	dograa	(1) (2) (6)	
(CR>10)	Vertical	θт	70	80	-	degree	(1),(2),(6)	
	verticai	θв	70	80	-			
Contrast Ratio	Center		-	800	-	-	(1),(3),(6)	
Response Time	Rising + Fal	ling	-	33	40	ms	(1),(4),(6)	
	Red x			0.61		-		
	Red y Green x			0.35		-		
				0.29		-		
CF Color	Green y		Тур.	0.56	Тур.	-	(1) (6)	
Chromaticity (CIE1931)	Blue x		-0.05	0.14	+0.05	-	(1), (6)	
	Blue y	Blue y White x		0.06		-		
	White x			0.27]			
	White y			0.29		-		

Note (1) Measurement Setup: The LCD module should be stabilized at given temp. 25°C for 15 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 15 minutes in a windless room.



Version: C

2018-01-10




Note (3) Definition of Contrast Ratio (CR)

The contrast ratio can be calculated by the following expression Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63, L0: Luminance of gray level 0

Note (4) Definition of response time



Note (5) Definition of Transmittance (Module is without signal input)

Transmittance = Center Luminance of LCD / Center Luminance of Back Light x 100%

Note (6) Definition of color chromaticity (CIE1931)

Color coordinates measured at the center point of LCD



Version: C

2018-01-10

10. Reliability Test Conditions and Methods

NO.	TEST ITEMS	TEST CONDITION	INSPECTION AFTER TEST
	High Temperature Storage	80°C±2°C×200Hours	
	Low Temperature Storage	-30°C±2°C×200Hours	
	High Temperature Operating	70°C±2°C×120Hours	Inspection after 2~4hours storage at room temperature,
	Low Temperature Operating	-20°C±2°C×120Hours	the samples should be free from defects: 1, Air bubble in the
	Temperature Cycle(Storage)	$ \begin{array}{c} -20^{\circ}\text{C} & \Longrightarrow & 25^{\circ}\text{C} & \Longrightarrow & 70^{\circ}\text{C} \\ (30\text{min}) & & & & & & & \\ \hline & & & & & & & \\ \hline & & & & & & \\ & & & & & & \\ \hline & & & & & & \\ & & & & & & \\ \hline & & & & & & \\ & & & & & & \\ \hline & & & & & & \\ & & & & & & \\ \hline & & & & & & \\ \hline & & & & & & \\ & & & & & & \\ \hline & & & & & \\ \hline & & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & & \\$	LCD. 2, Seal leak. 3, Non-display. 4, Missing segments. 5, Glass crack.
	Damp Proof Test (Storage)	50°C±5°C×90%RH×120Hours	6, Current IDD is twice higher than initial value.
	Vibration Test	Frequency:10Hz~55Hz~10Hz Amplitude:1.5M X,Y,Z direction for total 3hours (Packing Condition)	7, The surface shall be free from damage. 8, The electric characteristic requirements shall be
	Drooping Test	Drop to the ground from 1M height one time every side of carton. (Packing Condition)	satisfied.
	ESD Test	Voltage:±8KV,R:330Ω,C:150PF,Air Mode,10times	

REMARK:

- 1, The Test samples should be applied to only one test item.
- 2, Sample side for each test item is 5~10pcs.
- 3,For Damp Proof Test, Pure water(Resistance $> 10M\Omega$)should be used.
- 4,In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.
- 5, EL evaluation should be accepted from reliability test with humidity and temperature: Some defects such as black spot/blemish can happen by natural chemical reaction with humidity and Fluorescence EL has.
- 6, Failure Judgment Criterion: Basic Specification Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.



Version: C

2018-01-10

11. Inspection Standard

11.1. QUALITY:

THE QUALITY OF GOODS SUPPLIED TO PURCHASER SHALL COME UP TO THE FOLLOWING STANDARD.

11.1.1. THE METHOD OF PRESERVING GOODS

AFTER DELIVERY OF GOODS FROM AMSON TO PURCHASER. PURCHASER SHALL CONTROL THE LCM AT -10 °C TO 40 °C ,AND IT MIGHT BE DESIRABLE TO KEEP AT THE NORMAL ROOM TEMPERATURE AND HUMIDITY UNTIL INCOMING INSPECTION OR THROWING INTO PROCESS LINE.

11.1.2. INCOMING INSPECTION

(A) THE METHOD OF INSPECTION

IF PURCHASER MAKE AN INCOMING INSPECTION, A SAMPLING PLAN SHALL BE APPLIED ON THE CONDITION THAT QUALITY OF ONE DELIVERY SHALL BE REGARDED AS ONE LOT.

(B) THE STANDARD OF QUALITY

ISO-2859-1 (SAME AS MIL-STD-105E), LEVEL II SINGLE PLAN.

CLASS	AQL(%)
CRITICAL	0.4 %
MAJOR	0.65 %
MINOR	1.5 %
TOTAL	1.5 %

EVERY ITEM SHALL BE INSPECTED ACCORDING TO THE CLASS.

(C) MEASURE

IF AS THE RESULT OF ABOVE RECEIVING INSPECTION, A LOT OUT IS DISCOVERED. PURCHASER SHALL BE INFORM SELLER OF IT WITHIN SEVEN DAYS. BUT FIRST SHIPMENT WITHIN FOURTEEN DAYS.

11.1.3. WARRANTY POLICY

AMSON WILL PROVIDE ONE-YEAR WARRANTY FOR THE PRODUCTS ONLY IF UNDER SPECIFICATION OPERATING CONDITIONS. AMSON WILL REPLACE NEW PRODUCTS FOR THESE DEFECT PRODUCTS WHICH UNDER WARRANTY PERIOD AND BELONG TO THE RESPONSIBILITY OF AMSON.

11.2. CHECKING CONDITION

- 11.2.1. CHECKING DIRECTION SHALL BE IN THE 45 DEGREE AREA TO FACE THE SAMPLE.
- 11.2.2. CHECKER SHALL SEE OVER 300±25 mm. WITH BARE EYES FAR FROM SAMPLE AND USING 2 PCS. OF 20W FLUORESCENT LAMP.



Version: C

2018-01-10

11.3. INSPECTION PLAN:

11.0. IIVOI EO	TION PLAN :		
CLASS	ITEM	JUDGEMENT	CLASS
PACKING &	1. OUTSIDE AND INSIDE PACKAGE	"MODEL NO." , "LOT NO." AND "QUANTITY" SHOULD INDICATE ON THE PACKAGE.	Minor
INDICATE	2. MODEL MIXED AND QUANTITY	OTHER MODEL MIXEDREJECTED QUANTITY SHORT OR OVERREJECTED	Critical
	3. PRODUCT INDICATION	"MODEL NO." SHOULD INDICATE ON THE PRODUCT	Major
ASSEMBLY	4. DIMENSION, LCD GLASS SCRATCH AND SCRIBE DEFECT.	ACCORDING TO SPECIFICATION OR DRAWING.	Major
	5. VIEWING AREA	POLARIZER EDGE OR LCD'S SEALING LINE IS VISABLE IN THE VIEWING AREAREJECTED	Minor
	6. BLEMISH - BLACK SPOT - WHITE SPOT IN THE LCD AND LCD GLASS CRACKS	ACCORDING TO STANDARD OF VISUAL INSPECTION(INSIDE VIEWING AREA)	Minor
APPEARANCE	7. BLEMISH - BLACK SPOT WHITE SPOT AND SCRATCH ON THE POLARIZER	ACCORDING TO STANDARD OF VISUAL INSPECTION(INSIDE VIEWING AREA)	Minor
	8. BUBBLE IN POLARIZER	ACCORDING TO STANDARD OF VISUAL INSPECTION(INSIDE VIEWING AREA)	Minor
	9. LCD'S RAINBOW COLOR	STRONG DEVIATION COLOR (OR NEWTON RING) OF LCDREJECTED. OR ACCORDING TO LIMITED SAMPLE (IF NEEDED, AND INSIDE VIEWING AREA)	Minor
	10. ELECTRICAL AND OPTICAL CHARACTERISTICS (CONTRAST, VOP, CHROMATICITY ETC)	ACCORDING TO SPECIFICATION OR DRAWING . (INSIDE VIEWING AREA)	Critical
ELECTRICAL	11.MISSING LINE	MISSING DOT: LINE: CHARACTERREJECTED	Critical
	12.SHORT CIRCUIT WRONG PATTERN DISPLAY	NO DISPLAY - WRONG PATTERN DISPLAY - CURRENT CONSUMPTION OUT OF SPECIFICATION REJECTED	Critical
	13. DOT DEFECT (FOR COLOR AND TFT)	ACCORDING TO STANDARD OF VISUAL INSPECTION	Minor



Version: C

2018-01-10

NO.	CLASS	ITEM	JUDGEMENT			
			(A) ROUND TYPE: unit : mm.			
			DIAMETER (mm.) ACCEPTABLE Q'TY			
			Φ \leq 0.1 DISREGARD			
		BLACK AND WHITE SPOT FOREIGN MATERIEL	$0.1 < \Phi \leq 0.25$ 3 (Distance>5mm)			
			0.25 < Φ 0			
11 4 1	MINOR	DUST IN THE CELL	NOTE: Φ=(LENGTH+WIDTH)/2			
11.4.1	WIIIVOK	BLEMISH	(B) LINEAR TYPE: unit :	mm.		
		SCRATCH	LENGTH WIDTH ACCEPTABLE Q'I	Υ		
			W ≤0.03 DISREGAR	D		
			L ≤ 5.0 0.03 < W ≤ 0.07 3 (Distance>5	mm)		
			0.07 < W FOLLOW ROUND	TYPE		
			unit : mm.			
		BUBBLE IN POLARIZER DENT ON POLARIZER	DIAMETER ACCEPTABLE Q'TY	ACCEPTABLE Q'TY		
			$\Phi \leq 0.2$ DISREGARD			
11.4.2	MINOR		$0.2 < \Phi \leq 0.5$ 2 (Distance>5mm)			
			0.5 < Ф 0			
		Dot Defect	Items ACC. Q'TY Bright dot N≤ 4			
		Dot Delect	Dark dot N≤ 4			
11.4.3	MINOR		Pixel Define: Pixel P			



Version: C

2018-01-10

NO.	CLASS	ITEM	JUDGEMEN	Т
11.4.4	MINOR	LCD GLASS CHIPPING	S	Y > S Reject
11.4.5	MINOR	LCD GLASS CHIPPING	SX	X or Y > S Reject
11.4.6	MAJOR	LCD GLASS GLASS CRACK	Y Y	Y > (1/2) T Reject
11.4.7	MAJOR	LCD GLASS SCRIBE DEFECT	A + B	 a> L/3 , A>1.5mm. Reject B: ACCORDING TO DIMENSION
11.4.8	MINOR	LCD GLASS CHIPPING (ON THE TERMINAL AREA)	T	$\Phi = (x+y)/2 > 2.5 \text{ mm}$ Reject
11.4.9	MINOR	LCD GLASS CHIPPING (ON THE TERMINAL SURFACE)	TZX	Y > (1/3) T Reject
11.4.10	MINOR	LCD GLASS CHIPPING	T Z	Y > T Reject



Version: C

2018-01-10

11.5 INSPECTION STANDARD OF TOUCH PANEL

NO.	CLASS	ITEMS		JUDGEMENT		
11.5.1	MAJOR	Touch Panel Crack			Reject	
11.5.2	MINOR	OR Touch Panel Chipping	Corner	$X \le 2mm, Y \le 2mm, Z < 1/2T$	Accept	
11.5.2			Edge	X ≤ 3mm, Y ≤ 3mm, Z < 1/2T	Accept	
			0	W≦0.05, L≦20mm	Accept	
11.5.3	MINOR	MINOR Dust and (L	Scratch st and Foreign materiel (Linear Type)	0.05mm <w≦0.07mm; l≦10.0mm<br="">Distance between seratch>5.0mm</w≦0.07mm;>	Accept 3 ea Max.	
				W>0.07mm	Reject	
				Φ ≤ 0.25mm	Accept	
11.5.4	MINOR	Scratch MINOR Dust and Foreign materiel (Round Type: ⊕=(Length+Width)/2)	0.25mm < ⊕ ≦ 0.35mm Distance between spots > 5.0mm	Accept 5 ea Max.		
				Φ>0.35mm	Reject	
		OR Touch Panel Dent / Fish Eyes		Φ ≦ 0.35mm	Accept	
11.5.5	MINOR			0.35mm < ⊕ ≦1.0mm Distance > 5.0mm	Accept 3 ea Max.	
				Φ > 1.0mm	Reject	
				Φ ≤ 0.2mm	Accept	
11.5.6	I MINOR I	Touch Panel Air Bubble	0.2mm < ⊕ ≦ 0.5mm Distance between bubbles > 5.0mm	Accept 3 ea Max.		
				Φ > 0.5mm	Reject	
11.5.7	MINOR	NOR Touch Panel Printing area Scratch		W≦0.05mm, L≦5mm Distance between scratch>5.0mm	Accept 3 ea Max.	
11.5./				W>0.05mm or L>5mm (W>0.05 Follow 11.5.4 Round type)	Reject	
11.5.8	MINOR	Touch Panel White Haze Mark / Dust		Can not be removed	Reject	



Version: C

2018-01-10

12. Handling Precautions

12.1 Mounting method

The LCD panel of AMSON TFT module consists of two thin glass plates with polarizes which easily be damaged. And since the module in so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

12.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent

[Recommended below] and wipe lightly

- Isopropyl alcohol
- Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns Do not use the following solvent on the pad or prevent it from being contaminated:

- Soldering flux
- Chlorine (CI), Sulfur (S)

If goods were sent without being silicon coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happen by miss-handling or using some materials such as Chlorine (CI), Sulfur (S) from customer, Responsibility is on customer.

12.3 Caution against static charge

The LCD module use C-MOS LSI drivers, so we recommended that you:

Connect any unused input terminal to power or ground, do not input any signals before power is turned on, and ground your body, work/assembly areas, and assembly equipment to protect against static electricity.

12.4 packing

- Module employs LCD elements and must be treated as such.
- Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity

12.5 Caution for operation

- It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage then the limit cause the shorter LCD life.
- An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- Response time will be extremely delayed at lower temperature then the operating temperature range and on the other hand at higher temperature LCD's how dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- Slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.
 - Usage under the maximum operating temperature, 50%Rh or less is required.



Version: C

2018-01-10

12.6 storing

In the case of storing for a long period of time for instance, for years for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
- Storing with no touch on polarizer surface by the anything else.
 [It is recommended to store them as they have been contained in the inner container at the time of delivery from us.

12.7 Safety

- It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water.

13. Precaution for Use

13.1

A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

13.2

On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- When a question is arisen in this specification.
- When a new problem is arisen this is not specified in this specification.
- When an inspection specifications change or operating condition change in customer is reported to AMSON TFT and some problem is arisen in this specification due to the change.
- When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

14. Packing Method

TBD