Am9101/Am91L01/Am2101 FAMILY

256x4 Static R/W Random Access Memories

PART NUMBER	Am2101	Am2101-2	Am9101A Am91L01A Am2101-1	Am9101B Am91L01B	Am9101C Am91L01C	Am9101D
ACCESS TIME	1000ns	650ns	500ns	400ns	300ns	250ns

DISTINCTIVE CHARACTERISTICS

- 256 x 4 organization
- Low operating power
 - 125mW Typ; 290mW maximum standard power-100mW Typ; 175mW maximum low power
- DC standby mode reduces power up to 84%
- Logic voltage levels identical to TTL
- High output drive two full TTL loads
- High noise immunity full 400mV
- Single 5 volt power supply tolerances: ±5% commercial, ±10% military
- Uniform switching characteristics access times insensitive to supply variations, addressing patterns and data patterns
- · Both military and commercial temperature ranges available
- Two chip enable inputs
- Output disable control
- Zero address set-up and hold times for simplified timing
- 100% MIL-STD-883 reliability assurance testing

FUNCTIONAL DESCRIPTION


The Am9101/Am91L01 series of devices are high-performance, low-power, 1024-bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 200ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth.

These memories may be operated in a DC standby mode for reductions of as much as 84 percent of the normal power dissipation. Data can be retained with a power supply as low as 1.5 volts. The low power AM91L01 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers, The Output Disable signal provides independent control over the output state of enabled chips.

These devices are all fully static and no refresh operations or sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.

CONNECTION DIAGRAM



Top View 22 V_{CC} (+5V) ADDRESS 3 21 ADDRESS 4 ADDRESS 2 WRITE ENABLE ADDRESS 1 ADDRESS 0 19 CHIP ENABLE 1 18 OUTPUT DISABLE ADDRESS 5 ADDRESS 6 17 CHIP ENABLE 2 16 DATA OUT 4 ADDRESS 7 (GND) VSS 15 DATA IN 4 14 DATA OUT 3 13 DATA IN 3 DATA OUT 1 DATA IN 2 12 DATA OUT 2 Note: Flat Pack version available in 24-pin package.

MOS-344

ORDERING INFORMATION

Ambient	Package	Package	Power	Access Times								
Temperature Specification	Туре	Туре	1000ns	650ns	500ns	400ns	300ns	250ns				
	Molded DIP	Standard	P2101	P2101-2	P2101-1 AM9101APC	AM9101BPC	AM9101CPC	AM9101DPC				
0°C to +70°C		Low			AM91L01APC	AM91L01BCP	AM91L01CPC					
0 0 10 +70 0	Hermetic DIP	Standard	C2101	C2101-2	C2101-1 AM9101ADC	AM9101BDC	AM9101CDC	AM9101DDC				
		Low			AM91L01ADC	AM91L01BDC	AM91L01CDC					
	Hermetic DIP	Standard			AM9101ADM	AM9101BDM	AM9101CDM					
-55°C to +125°C	nermetic DIF	Low	-	ļ	AM91L01ADM	AM91L01BDM	AM91L01CDM					
-55 C to +125 C	U. C. El . B. d.	Standard			AM9101AFM	AM9101BFM						
	Hermetic Flat Pack	Low			AM91L01AFM	AM91L01BFM						

Am9101/Am91L01/Am2101 Family

MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	55°C to +125°C
V _{CC} With Respect to V _{SS} , Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs	~0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

		ISTICS

Am9101PC, A Am91L01PC Am2101		0°C to +70°C = +5.0V ±5%			Am9	101/ 1L01 nily	Am2 Fan	2101 nily	
Parameters	Description		Test Cond	itions	Min.	Max.	Min.	Max.	Units
	0			l _{OH} = -200μA	2.4				1/-1-
V OH	Output HIGH Voltage	VCC = MIN.		10H = -150µA			2.2		Volts
		age $V_{CC} = MIN$. $\frac{I_{OH} = -200μA}{I_{OH} = -150μA}$ age $V_{CC} = MIN$. $\frac{I_{OL} = 3.2mA}{I_{OL} = 2.0mA}$ ge ge ge t $V_{CC} = MAX., 0V \le V_{IN} \le 5.25V$ Furrent $V_{CE} = V_{IH}$ $\frac{V_{OUT} = V_{CC}}{V_{OUT} = 0.4V}$ Data out open $\frac{Am9101A/B}{Am91L01A/B}$ Am91L01C		0.4			1/-1-		
VOL	Output LOW Voltage	VCC = MIN.		IOL ≈ 2.0mA				0.45	Volts
VIH	Input HIGH Voltage				2.0	Vcc	2.2	Vcc	Volts
VIL	Input LOW Voltage			, , , , , , , , , , , , , , , , , , ,	-0.5	0.8	-0.5	0.65	Volts
ILI	Input Load Current	V _{CC} ≈ MAX., 0	V < V _{IN} < 5.25V			10	ļ	10	μΑ
	0			VOUT = VCC		5.0		15	
LO	Output Leakage Current	ACE = AIH		V _{OUT} = 0.4V		-10		-50	μΑ
				Am9101A/B		50			
			T = 25°C	Am9101C/D/E		55	1		l
ICC1			1A - 25 C	Am91L01A/B		31		60	
}		VCC ≈ MAX., 0V ≤ VCE = V _I H Data out open VCC = Max. VIN = VCC		Am91L01C		34	1	!	
	Power Supply Current	1		Am9101A/B		55			mA
		VIN - VCC		Am9101C/D/E		60	1		1
ICC2			IV = 0,C	Am91L01A/B		33	1	70	[
				Am91L01C		36	1		1

ELECTRICAL CHARACTERISTICS

Am9101DM, Am9101FM Am91L01DM, Am91L01FM

T_A = -55°C to +125°C V_{CC} = +5.0V ±10%

Am9101/ Am91L01 Family

		1 01						
Parameters	Description		Min.	Max.	Units			
	Outros HIGH Values	V _{CC} = 4,75V		V _{CC} = 4,75V	2.4	}		
v он	Output HIGH Voltage	IOH = -200μA		V _{CC} = 4.5V	2.2		Volts	
VOL	Output LOW Voltage	VCC = MIN., IO	L = 3.2mA	'		0.4	Volts	
VIH	Input HIGH Voltage				2.0	Vcc	Volts	
VIL	Input LOW Voltage				-0.5	8.0	Volts	
ILI	Input Load Current	V _{CC} = MAX., 0		10	μА			
ILO	Output Leakage Current	utput Leakage Current VCE = VIH		V _{OUT} = V _{CC}		10		
	TEO Output Ceakage Current	TCE TIM		V _{OUT} = 0.4V		-10	μА	
				Am9101A/B		50		
I _{CC1}		1	T _A ≈ 25°C	Am9101C		55		
1001		_	{			31		
1	1	Data out open VCC = Max.		Am91L01C		34	mA	
	Power Supply Current	VIN = VCC		Am9101A/B		60	mA.	
lcc3			T _A ≈ ~55°C	Am9101C		65		
			1A35 C	Am91L01A/B		37		
				Am91L01C		40		

CAPACITANCE

Parameters	Description	Test Conditions		Тур.	Max.	Units
Con	Input Capacitance, V _{IN} ≈ 0V		Am2101	4.0	8.0	ρF
C _{1N} Input Capacitance, V _{1N} ≈ 0V	T = 05°C 6 = 4844=	Am9101/Am91L01	3.0	6.0	Pr	
Court	Output Capacitance, VOLIT = 0V	$T_A = 25^{\circ}C, f = 1MHz$	Am2101	8.0	12	25
COUT	Output Capacitistics, VOD - 0V		Am9101/Am91L01	6.0	9.0	pF

0

0

ns

SWITCHING CHARACTERISTICS over operating temperature and voltage range

Output Load = 1 TTL Gate + 100pF

 $T_A = 0$ to $70^{\circ}C$

 $V_{CC} = +5V \pm 5\%$

Transition Times = 10ns

t_{DH}

 $T_A = -55 \text{ to } +125^{\circ}\text{C}$

 $V_{CC} = +5V \pm 10\%$

Input Levels, Output References = 0.8V and 2.0V

pa t 201010, Ot	mput Holofoffices — 0.07 and 2.1	2101 2101-2)1-2	2101-1		9101A 91L01A		9101B 91L01B		9101C 91L01C		9101D			
Parameters	Description	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{RC}	Read Cycle Time	1000		650		500		500		400		300		250		ns
t _A	Access Time		1000		650		500		500		400		300		250	ns
t _{co}	Chip Enable to Output ON Delay (Note 1)		800		400		350		200		175		150		125	ns
top ao	Output Disable to Output ON Delay		700		350		300		175		150		125		100	ns
^t он	Previous Read Data Valid with Respect to Address Change	0		0		0		40		40		40		30		ns
t _{DF1}	Output Disable to Output OFF Delay	0	200	0	150	0	150	5.0	125	5.0	100	5.0	100	5.0	75	ns
t _{DF2}	Chip Enable to Output OFF Delay	0	200	0	150	0	150	10	125	10	125	10	100	10	100	ns
twc	Write Cycle Time	1000		650		500		500		400		300		250		ns
t _{AW}	Address Set-up Time	150		150		100		0		0		0		0		ns
t _{WP}	Write Pulse Width	750		400		300		175		150		125		100		ns
t _{CW}	Chip Enable Set-up Time (Note 1)	900		550		400		175		150		125		100		ns
twR	Address Hold Time	50		50		50		0		0	}	0		0		ns
t _{DW}	Input Data Set-up Time	700		400		280		150		125		100		85		ns

100

0


0


100

Note: 1. Both CE1 and CE2 must be true to enable the chip.

100

Input Data Hold Time





DEFINITION OF TERMS

FUNCTIONAL TERMS

CE1, CE2 Chip Enable Signals. Read and Write cycles can be executed only when both CE1 is low and CE2 is high.

WE Active LOW Write Enable. Data is written into the memory if WE is LOW and read from the memory if WE is HIGH.

Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.

N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

SWITCHING TERMS

top Output enable time. Delay time from falling edge of OD to output on.

 t_{RC} Read Cycle Time. The minimum time required between successive address changes while reading.

t_A Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.

 t_{CO} Access Time from Chip Enable. The minimum time during which the chip enable must be LOW prior to reading data on the output.

toH Minimum time which will elapse between change of address and any change of the data output.

tor1 Time delay between output disable HIGH and output data float.

torz Time delay between chip enable OFF and output data float.

two Write Cycle Time. The minimum time required between successive address changes while writing.

 t_{AW} Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.

 t_{WP} The minimum duration of a LOW level on the write enable guaranteed to write data.

twn Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.

tow Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable,

 $t_{\mbox{\footnotesize{DH}}}$ Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.

 t_{CW} Chip Enable Time during Write. The minimum duration of a LOW level on the Chip Select prior to the rising edge of \overline{WE} to guarantee writing.

POWER DOWN STANDBY OPERATION

The Am9101/Am91L01 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $V_{\rm CC}$ to around 1.5—2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a

large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at V_{IH} or V_{CES} during the entire standby cycle.

STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

Parameters	Description	Test Conditions				Тур.	Max.	Units
V _{PD}	V _{CC} in Standby Mode				1.5			
			V _{PO} ≈ 1.5V	Am91L01		11	25	
		T _A ≈ 0° Ċ	VPD - 1.5V	Am9101		13	31	1
		All Inputs = VPD	V _{PO} = 2.0V	Am91L01		13	31	mA
la	I _{CC} in Standby Mode		170 2.01	Am9101		17	41	
IPD		T _A = -55°C All inputs = V _{PD}	V _{PD} = 1.5V	Am91L01		11	28	
			νρυ 1.5 ν	Am9101		13	34	
			V _{PD} = 2.0V	Am91L01		13	34	mA
			170 2.01	Am9101		17	46	1
dv/dt	Rate of Change of V _{CC}						1.0	V/μs
tR	Standby Recovery Time				tRC			ns
tCP	Chip Deselect Time				0			ns
V _{CES}	CE Bias in Standby				V _{PD}			Volts

