
Analog Power AM2303P


## P-Channel 20-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

PRODUCT SUMMARY					
$V_{DS}(V)$	r <sub>DS(on)</sub> (OHM)	$I_{D}(A)$			
	$0.100 @ V_{GS} = -4.5V$	-2.9			
-20	$0.160 @ V_{GS} = -2.5V$	-2.3			
	$0.290 @ V_{GS} = -1.8V$	-1.7			

- Low r<sub>DS(on)</sub> provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe SOT-23 saves board space
- Fast switching speed
- High performance trench technology





ROHS
COMPLIAN
HALOGEN
FREE

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)						
Paramete r		Symbol	Maximum	Units		
Drain-Source Voltage		$V_{DS}$	-20	V		
Gate-Source Voltage		$V_{GS}$	±12	V		
T		 	-2.9			
Continuous Drain Current <sup>a</sup>	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	П	-2.4	A		
Pulsed Drain Current <sup>b</sup>		$I_{DM}$	-10			
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	±1.6	A		
Danie Diagination <sup>a</sup>	$T_A=25^{\circ}C$	D_	1.25	$\mid   _{\mathbf{W}} \mid$		
Power Dissipation <sup>a</sup>	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	1 D	0.8	**		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C		

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Maximum	Units				
Maximum Investigation to Ambigueta	t <= 5 sec	D	100	°C/W			
Maximum Junction-to-Ambient <sup>a</sup>	Steady-State	$h_{\mathrm{THJA}}$	166				

1

### Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

SPECIFICATIONS (T <sub>A</sub> = 25°C UNLESS OTHERWISE NOTED)							
Domono do n			Limits			TT .4	
Parame te r	Symbol	<b>Test Conditions</b>	Min	Тур	Max	Unit	
Static							
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = -250 \text{ uA}$	-0.4			V	
Gate-Body Leakage	Igss	$V_{DS} = 0 \text{ V}, V_{GS} = +/-12 \text{ V}$			±100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	uA	
Zero Gate Voltage Dialii Curient	IDSS	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			-10		
On-State Drain Current <sup>A</sup>	$I_{D(on)}$	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-3			A	
		$V_{GS} = -4.5 \text{ V}, I_{D} = -2.9 \text{ A}$			0.100	Ω	
Drain-Source On-Resistance <sup>A</sup>	rDS(on)	$V_{GS} = -2.5 \text{ V}, I_D = -2.3 \text{ A}$			0.160		
		$V_{GS} = -1.8 \text{ V}, I_D = -1.7 \text{ A}$			0.290		
Forward Tranconductance <sup>A</sup>	gfs	$V_{DS} = -5 \text{ V}, I_D = -2.8 \text{ A}$		3		S	
Diode Forward Voltage	V <sub>SD</sub>	$I_S = -1.6 \text{ A}, V_{GS} = 0 \text{ V}$		-0.7		V	
Dynamic <sup>b</sup>							
Total Gate Charge	Qg	N. ENN ASN		6			
Gate-Source Charge	$Q_{gs}$	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{D} = -2.6 \text{ A}$		0.3		nC	
Gate-Drain Charge	$Q_{\mathrm{gd}}$	ID = -2.0  A		1.3			
Input Capacitance	Ciss	P-Channel VDS=-15V, VGS=0V, f=1MHz		395		pF	
Output Capacitance	Coss			130			
Reverse Transfer Capacitance	Crss			33			
Turn-On Delay Time	t <sub>d(on)</sub>			6.5			
Rise Time	$t_{\rm r}$	$V_{\rm DD} = -5 \text{ V}, R_{\rm L} = 5 \text{ OHM},$ $V_{\rm GEN} = -4.5 \text{ V}, R_{\rm G} = 6 \text{ OHM}$		3		ns	
Turn-Off Delay Time	t <sub>d(off)</sub>			31			
Fall-Time	$t_{\mathrm{f}}$			4			

#### Notes

- a. Pulse test:  $PW \le 300$ us duty cycle  $\le 2\%$ .
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

## Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6 . Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Electrical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

#### **Normalized Thermal Transient Junction to Ambient**





Figure 11. Transient Thermal Response Curve.

# Package Information



DIM.	MILLIMETERS			
יהודת	MIN	NDM	MAX	
Α	0.935	0.95	1.10	
A1	0.01		0.10	
A2	0.85	0.90	0.925	
Ь	0.30	0.40	0.50	
С	0.10	0.15	0.25	
D	2.70	2.90	3.10	
Ε	2.60	2.80	3.00	
E1	1.40	1.60	1.80	
6	0.95 BSC			
el	1.90 BSC			
L	0.30	0.40	0.60	
L1	0.60REF			
L2	0.25BSC			
R	0.10			
θ	Ű+	4*	8,	
81	7*N□M			

