SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM240320H5TNQW-00H
APPROVED BY	
DATE	

APPROVED BY	CHECKED BY	ORGANIZED BY

[□]Approved For Specifications

[☑] Approved For Specifications & Sample

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2006/05/16	-	New Release	Jason
2006/06/26	-	Rename TF240320-27-0 to AM240320H5TNQW-00H	Jason
2006/7/11	4	Modify the Environment	Jason
2006/7/11	16	Add the Register Description interpretation	Jason
2006/7/20	4	Modify the operation and storage environment.	Eric
	27	Added the dot defect of inspection quality criteria.	Eric

1 Features

LCD 2.2 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments. The LCD adopts one backlight with High brightness 3-lamps white LED.

- (1) Construction: 2.2" a-Si color TFT-LCD with White LED Backlight and FPC.
- (2) LCD: 2.1 Amorphous-TFT 2.2 inch display, transmissive, Normally white type, 12 o'clock.
 - 2.2 240(RGB)X320 dots Matrix,1/320 Duty.
 - 2.3 LCD controller is HX8312A.
 - 2.4 Real 262K colors display: Red-5bit, Green-6bit, Blue-5bit
- (3) 8-bit or 16-bit high speed bus interface and high speed RAM-write function.
- (4) Direct data display with display RAM.
 LCD Internal RAM capacity: 172,800bytes
- (5) MPU interface: 8 bits or 16 bits 80-serise parallel interface is available.

2 Mechanical specifications

Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 40.1 (W) x 52.816(H) x 3.995(TMax.)	mm
Main	Pixel pitch	0.1395 (W) x 0.1395(H)	mm
LCD	Active area	33.48 (W) x 44.64 (H)	mm
LOD	Viewing area	35.24 (W) x 46.24 (H)	mm
Weight		10.5	g

^{*1.} This specification is about External shape on shipment from AMPIRE.

3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power Supply for Logic	VDD – GND	-0.3	+4.0	٧	
Power Input Voltage	Vci	-0.3	+4.6	V	
Power Supply for LED backlight	LED A – LED K	-0.5	+12	V	
Input voltage	VIN	-0.5	VDD+0.5	V	

3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +80°C Min. –30 °C	Note 1: Non-condensing
Operating temperature	Max. +70 °C Min20 °C	Note 1: Non-condensing

Note 1: Ta≤+40 °C · · · · Max.85%RH

Ta>+40 $^{\circ}$ C · · · The max. humidity should not exceed the humidity with 40 $^{\circ}$ C 85%RH.

4 Electrical specifications

4-1 Electrical characteristics of LCD

(V_{DD}=2.8V, Ta=25 °C)


Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	V_{DD}		2.2	2.8	3.3	V
Power input voltage	Vci		2.5	ı	3.3	V
High-level input voltage	V _{IHC}		0.8V _{DD}		V_{DD}	V
Low-level input voltage	V _{ILC}		0		0.2V _{DD}	V
Consumption current of VDD	I _{DD}		-	2.5	4	mA
Consumption current of LED	I _{LED}	V _{LED} =9.8V	-	15	20	mA

1. 1/320 duty

4-2 LED back light specification

Item	Symbol Conditions		MIN.	TYP.	MAX.	Unit
Forward voltage	V_{f}	I _f =15mA	9.3	9.8	10.8	V
Reverse voltage	V _r		ı	ı	12	V
Forward current	I _f	3-chip Serial	12	15	20	mA
Power Consumption	P_{BL}	I _f =20mA	-	196	-	mW
Uniformity (with L/G)	-	I _f =15mA	80% *1	-	-	
Bare LED Luminous intensity	V _f I _f	20mA	3600	-	-	cd/m ²
Luminous color	White					
Chip connection		3 chip serial connection				

LCM measure position:



*1 Uniformity (LT):
$$\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$$

5 Optical characteristics

5.1 Optical characteristics

(1/320 Duty in case except as specified elsewhere Ta = 25°C)

LED backlight transmissive module:

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C	-	10	25	ms	θ =0 $^{\circ\circ}$, φ =0 $^{\circ}$
time	Tf	25 °C	-	20	40	1115	(Note 2)
Contrast ratio	CR	25 °C	150	200	ı	ı	θ =0°, φ =0° LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	-	6.9	-	%	
Visual angle range front and rear	θ	25 °C		(θ f) 35 (θ b) 60		De- gree	φ = 0°, CR \ge 10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25 °C		(θl) 60 (θr) 60		De- gree	φ =90°, CR \ge 10 LED:ON LIGHT:OFF (Note 3)
Visual angle direction priority				12:00			(Note 5)
Brightness				200		Cd/ m2	I _{LED} =20mA, Full White pattern

7

5-2 CIE (x, y) chromaticity (1/320 Duty Ta = 25° C)


Main LCD: (1/320 Duty Ta = 25°C)


Item	Symbol	-	Transmissive	Conditions	
Thom:	Cymbol	Min.	Std.	Max.	Conditions
Red	х	0.615	0.645	0.645	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
	У	0.343	0.373	0.373	,
Green	х	0.307	0.337	0.337	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
G. 66	У	0.563	0.593	0.593	,
Blue	х	0.133	0.163	0.163	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
2.00	У	0.150	0.180	0.180	,
White	Х	0.309	0.339	0.339	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
	У	0.350	0.380	0.380	

Light source


Item	Symbol		Value	Conditions	
Thom:	Symbol	Min.	Std.	Max.	Conditions
Light source	х	0.28	0.315	0.34	$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
Light oddroc	У	0.28	0.305	0.34	, , ,
LED brightness		3600	_	_	Unit: cd/m ²
LED brightness		0000			(I _{LED} =20mA)

NOTE 1: Optical characteristic measurement system







NOTE 2: Response tome definition




NOTE 3: $\varphi \cdot \theta$ definition



NOTE 4: Contrast definition



NOTE 5: Visual angle direction priority



6 Block Diagram

Block diagram (Main LCD)


Display format: A-Si TFT transmissive, Normally white type, 12 o'clock.

Display mode: Normally white

Display composition: 240 x RGB x 320 pixels

LCD Driver: HX8312

Back light: White LED x 3 (I_{LED}=20mA)



11

7 Interface specifications

Pin No.	Terminal	Functions					
1	LED_A	LED Booklight anode connection					
2	LED_A	LED Backlight anode connection					
3	LED_K	LED Backlight cathodo connection					
4	LED_K	LED Backlight cathode connection Selection the Serial bus interface mode. L:16-bit, H: 8-bit					
5	TDX2	Selection the Serial bus interface mode. L:16-bit, H: 8-bit					
6	BWSO	Selection the Serial bus interface mode. L:16-bit, H: 8-bit					
7	/RESET	LCD Reset terminal, active "L"					
8	DB15						
9	DB14						
10	DB13						
11	DB12						
12	DB11						
13	DB10						
14	DB9						
15	DB8	Data Bus for 8-bits, 80-series MPU (MPU4 \ 7 type)					
16	DB7	Data bus for 6-bits, 60-series INFO (INFO4 \ 7 type)					
17	DB6						
18	DB5						
19	DB4						
20	DB3						
21	DB2						
22	DB1						
23	DB0						
24	NC	No Connection					
25	NC	No Connection					
26	/RD	Read clock terminal , active "L" (80 series interface)					
27	/WR	Write clock terminal , active "L" (80 series interface)					
28	RS	The signal for register index or register command select . Low: Register index or internal status (in read operation); High: Register command.					


29	/CS	Chip select signal. Low: chip can be accessed; High: chip cannot be accessed.
30	VCC	Power supply for the internal logic circuit. (VCC=2.2~3.3V)
31	VCC	Power supply for the internal logic circuit. (VCC-2.2°3.3V)
32	NC	No Connection
33	VCI	Power supply for Step-up circuit. (VCi=2.5~3.3V)
34	VSS	GND-terminal.
35	VSS	GND-terminal.
36	NC	No Connection
37	NC	No Connection
38	NC	No Connection
39	NC	No Connection

7.1 System interface


IM bits setting and the type of system interface for LCD

Interface Type	External S	etting Pin	Bus	Bit number	Transferring Method of	Transferring Method of
	BWS0	DTX2	Width	in a pixel		Command
MPU4	0	0	16-bit Parallel	16bits	16-bit twice	16-bit twice
MPU7	1	1	8-bit Parallel	16bits	8-bit twice	8-bit twice

MPU4 Type




MPU7 Type



7.2 80-system MPU4 type

IN the MPU4 type, The 16-bit data written to display RAM is expanded to 18-bit bus data automatically in the LSI. D12 of the display data RAM is compensated by the data from DB7 in the first transfer and D0 of the display data RAM is compensated by the data from DB4 in the second transfer.

Data format for MPU4 Type




65,536 colors are avaliable

7.3 80-system MPU7 type (8-bitX2)

IN the MPU7 type, The 16-bit data written to display RAM is expanded to 18-bit bus data automatically in the LSI. D12 of the display data RAM is compensated by the data from DB7 in the first transfer and D0 of the display data RAM is compensated by the data from DB4 in the second transfer.

Data format for MPU7 Type



Data format for 8-bit interface

8 INSTRUCTION DESCRIPTIONS

The RS pin specifies whether the access is to the register command or to the display data RAM. The input data for register command is consist of 16 bits. The upper 8 bits (D15-8) are address and the lower 8 bits (D7-0) are data.

Ī	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Register Address										Comi	mand				

The following shows the relation between register command allocation and input data bus in different MPU type input data format.

The display RAM data is consist of 18 bits which include R-, G-, B-dot display level information. The (D17-12) bits are R-dot display level (D17 is MSB); (D11-6) bits are G-dot display level (D11 is MSB); (D5-0) bits are B-dot display level (D5 is MSB).

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

The following shows the relation between display RAM data allocation and input data bus in different MPU type input data format.

8.1 Register Description (Driver IC: HX8312)

Register	Bit	Symbol	Function	Configuration					
			Co	ontrol register 1					
	D7	DISP1	Source output data selection.	All source output as "0" or "1" selection Refer to "10.2 " All "0" or "1" Source Output Display "					
	D6	DISP0	Source output data selection.	All source output as "0" or "1" selection Refer to "10.2 " All "0" or "1" Source Output Display "					
R0 (R00h)	D5	ADC	Specifies source output and display RAM address mapping.	Refer to 4.1 "Relation between the Display RAM Address and the Source Output Channel"					
	D4	DTY	Specifies partial display mode.	"0" : Normal display mode. "1" : Partial display mode. Refer to "5. Partial Display Mode".					
default "A0"h	D3	STBY	Specifies stand-by mode.	"0" : Normal operation. "1" : Stand-by mode.					
	D2	COLOR	Specifies color mode.	"0" : 262,144 color mode. "1" : 8 color mode. Refer to "9 8-color Display Mode".					
l .	D1	-	-	-					
	D0	GSM	Gate scan selection in partial-off display areas.	"0": Normal scan in non-display area"1": Configures the scanning cycle in non-display area by the number of the R52 register.					
			Co	ontrol register 2					
	D7	ADX	RAM X address increment direction after one write or read operation .	"0" : From X0 to X239 Refer to "4.2. Display RAM Access" "1" : From X239 to X0 *Note : ADX = "1" setting is prohibited when RGB interface circuit is in use.					
R1 (R01h)	D6	ADR	RAM Y address increment direction after one write or read operation .	1 "1" · V319 to V0					
	D5	-	-	-					
default	D4	-	-	-					
"00"h	D3	-	-	-					
	D2	-	-	"O" . Aline period - Acel					
	D1	LTS	Specifies setting period of calibration.	"0" : 1line period = tcal "1" : 1 line period = tcal x 2 Refer to "3.3 Internal Clock Mode".					
	D0	OSCST BY	Oscillation control.	"0": Starts oscillation. "1": Stops oscillation.					
			RGB interf	ace register 2					
	D7	-	-	-					
	D6	-	-	-					
	D5	-	-	-					
	D4	VMODE	Vsync interface selection.	"0" : Normal Refer to "Table 9-1". "1" : Uses Vsync interface.					
R2 (R02h)	D3	WNRGB	RGB interface writing mode selection.	 "0": Requires 1 frame data. "1": Requires data only for the window area. Refer to "9.1.6 Restriction when using the RGB interface circuit". 					
	D2	RGBS	RGB interface writing mode selection.	"0" : Capture mode. Refer to "Table 9-1". "1" : Through mode.					
default "00"h	D1	DISPCK	Specifies display timing at RGB interface circuit.	"0" : Internally synchronized display mode by SYSCLK. "1" : Externally synchronized display mode by Vsync and Hsync. Refer to "Table 9-1".					
	D0	NWRGB	RGB interface pin control.	"0": Writes to the display data RAM via the system interface circuit. "1": Writes to the display data RAM via the RGB interface circuit. Refer to "Table 9-1".					

				Reset register 1							
	D7	_	_	-							
R3	D6	_	-	_							
(R03h)	D5	-	_	-							
(110011)	D4		-	-							
	D3		-	-							
default	D2		-								
"00"h		-		-							
00 11	D1	-	-	-							
	D0	RES	Reset command for the	"0" : Normal operation.							
			HX8312A	"1" : Reset Operation.							
			RA	M access control register							
	D7	-	-	-							
	D6	-	-	-							
	D5	-	-	-							
R5			Charifica window area	"0" : Normal writing mode.							
(R05h)	D4	WAS	Specifies window area	"1" : Window area access mode.							
			access mode.	Refer to "4.3. Window Area Access Mode".							
	D3	-									
default "00"h	D2	АМ	Specifies the address increment direction.	"0": X address increment, then Y address increment. "1": Y address increment, then X address increment, *Note: This setting is invalid when RGB interface circuit is in use. Refer to "4.2. Access to the Display Data RAM".							
	D1	-	-	-							
	D0	-	-	-							
	Data reverse register										
	D7	-	-	-							
R6	D6	-	-	-							
(R06h)	D5	-	-	-							
` /	D4	-	-	-							
	D3	-	-	-							
default	D2	-	-	-							
"00"h	D1	-	-	_							
	D0	REV	Reverse the source output data voltage	"0": Data "0000"h; Source output: V63 at VCOML "1": Data "0000"h; Source output V0 at VCOML							
			Dis	splay size control register							
D42	D7	-	-	-							
R13	D6	-	-	-							
(R0Dh)	D5	-	-	-							
	D4	-	-	-							
default	D3	-	-	-							
"00"h	D2	NSO1	Specify source output	Refer to "4.1 Relation between the Display RAM Address and the							
00-11	D1	NSO0	size.	Source Output Channel".							
	D0	-	-	-							
				on-display area color register 1							
	D7	-	-	-							
	D6	-	<u> </u>	_							
R14	D5		-	_							
(R0Eh)	D3		-	-							
(KUEII)	D3		-	-							
		-									
default	D2	-	-	-							
"00"h	D1	-	-	-							
~00~H	D0	PSEL	Specifies the color of the partial non-display area	"0": Displays the color specified in the R15 register. "1": Displays the most significant bit of the display RAM data. Refer to "5.2 Display Color Selection and Gate Scan Method in Partial Non-Display Areas".							

			B	- Harden and Alexander A				
				on-display area color register 2				
	D7	-	-	-				
	D6	-	-	-				
R15	D5	-	-	-				
("0F"h)	D4	-	-	-				
	D3	-	-	-				
			Specifies display data	"0" : Displays "0".				
default	D2	PGR	for pixel R.	"1" : Displays "1".				
"00"h	\vdash		Specifies display data	"0" : Displays "0".				
	D1	PGG	for pixel G.	"1" : Displays "1".				
	\vdash		Specifies display data	"0" : Displays "0".				
		PGB		U Displays U.				
	\vdash		for pixel B.	"1" : Displays "1".				
				window area starting register 1 , 2				
R16	D7	-	-	-				
(R10h)	D6	-	-	-				
(171011)	D5	-	-	-				
	D4	-	-	-				
	D3	-	-	-				
default	D2	-	-	-				
"00"h	D1	-	-	-				
	D0	P1SL8						
	D7	P1SL7						
R17	D6	P1SL6						
(R11h)	D5	P1SL5	Specify the starting line					
	D4	P1SL4	number of the first	Set within the range of "000"h - "13F"h.				
	D3	P1SL3	display window area.					
default	D2	P1SL2						
"00"h	D1	P1SL1	1					
	D0	P1SL0						
			Second displa	ay window area starting register 1 , 2				
	D7	-	-	-				
R18	D6	_	-	-				
(R12h)	D5	-	-	-				
	D3		-					
		-		-				
default	D3	-	-	-				
"00"h	D2	-	-	-				
	D1	-	-	-				
	D0	P2SL8						
	D7	P2SL7						
R19	D6	P2SL6						
(R13h)	D5	P2SL5	Specify the starting line					
, ,	D4	P2SL4	number of the second	Set within the range of "000"h - "13F"h.				
	D3	P2SL3	display window area.					
default	D2	P2SL2						
"00"h	D1	P2SL1						
	D0	P2SL0						
	וייי	FZSLU	First displant	vindow area display line number 4 2				
	D7 1		· •	vindow area display line number 1 , 2				
R20	D7	-	-	-				
(R14h)	D6	-	-	-				
(D5	-	-	-				
	D4	-	-	-				
default	D3	-	-	-				
"00"h	D2	-	-	-				
00 11	D1	-	-	-				
	D0	P1AW8						
	D7	P1AW7	1					
R21	D6	P1AW6	1					
	D5	P1AW5	Charles the display line					
(R15h)			Specify the display line	Cat within the renge of 1100411h 114 4011h				
	D4	P1AW4	number of the first	Set within the range of "001"h - "140"h.				
4.4	D3	P1AW3	display window area.					
default	D2	P1AW2						
"00"h	D1	P1AW1						
	D0	P1AW0						

			Second display	window area display line number 1 , 2
R22	D7	-	-	-
(R16h)	D6	-		-
(111011)	D5	-	-	-
	D4	-	-	
default	D3	-	-	-
"00"h	D2	-	-	-
00 11	D1	-	-	-
	D0	P2AW8		
	D7	P2AW7		
R23	D6	P2AW6		
(R17h)	D5	P2AW5	Specify the display line	
(K1711)	D3	P2AW4	number of the second	Set within the range of 000"h - "13F"h.
	D3	P2AW3	display window area.	Set within the range of 000 ft - 13F ft.
dofoult			display willdow area.	
default	D2	P2AW2		
"00"h	D1	P2AW1		
	D0	P2AW0		
				pply System Control Register 1
	D7	VR2ON	Controls the VR2	"0" : VR2 regulator off.
	٣,	V1\2014	regulator.	"1" : VR2 regulator on.
	D6	VR10N	Controls the VR1	"0" : VR1 regulator off.
R24		VICTOR	regulator.	"1" : VR1 regulator on.
(R18h)	D5	VCLON	Controls the step-up	"0" : VCL step-up circuit off.
(KTOH)	D3	VOLOIN	circuit 3 for VCL	"1" : VCL step-up circuit on.
	D4	VGON	Controls the step-up	"0" : Step-up circuit 2 off.
default	D4	VGON	circuit 2.	"1" : Step up circuit 2 on.
"00"h	D3			
00 11	D2	DDVDHON	Controls the step-up	"0" : DDVDH step-up circuit off.
	D2	DDVDHON	circuit 1 for DDVDH.	"1" : DDVDH step-up circuit on.
	D1			' '
		DOON	Controls the DC/DC	"0" : DC/DC converter off.
	D0	DCON	converter.	"1" : DC/DC converter on.
			Power Su	ipply System Control Register 2
	D7	VR2SEL2	Specify the output	i , , , , , , , , , , , , , , , , , , ,
R25	D6	VR2SEL1	voltage of the VR2	_
(R19h)	D5	VR2SEL0	regulator.	
	D4	VR1SEL2	Specify the output	
	D3	VR1SEL1	voltage of the VR1	
default	D2	VR1SEL0	regulator.	
"00"h	D1			
	_	-	-	-
	D0	-		
	D7		1	pply System Control Register 3
R26	D7	-	-	-
(R1Ah)	D6	-	-	-
(,	D5	-	-	-
	D4	-	-	-
default	D3	FS3	Specify the step-up	_
"05"h	D2	FS2	circuit 2and 3 frequency	
	D1	FS1	Specify the step-up	_
	D0	FS0	circuit 1 frequency	
			Power Su	ipply System Control Register 4
	D7	-	-	-
R27	D6	-	-	-
(R1Bh)	D5	-	-	-
,,	D4	-	-	-
	D3	VSEL2	Specify the output	
default	D2	VSEL1	voltage of the VS and	_
"0A"h	D1	VSEL0	VDH regulator.	
V/1 11				"0" : VS and VDH regulator off
	D0	RGON	Controls the VS and	"0" : VS and VDH regulator off.
	I		VDH regulator.	"1" : VS and VDH regulator on.

			Power Su	pply System Control Register 5
	D7	-	-	-
l	D6	SAP2		(SAP2, SAP1, SAP0) = "000": Halt
l	D5	SAP1		(SAP2, SAP1, SAP0) = "001": 0.5(fixed)
R28 (R1Ch)	D4	SAP0	Source driver circuit operating current control	(SAP2, SAP1, SAP0) = "010": 0.75(fixed) (SAP2, SAP1, SAP0) = "011": 1.0(fixed) (SAP2, SAP1, SAP0) = "100": 1.25(fixed) (SAP2, SAP1, SAP0) = "101": 1.5(fixed) (SAP2, SAP1, SAP0) = "110": 1.5(fixed) (SAP2, SAP1, SAP0) = "111": Setting disable
default	D3	-	-	
"33"h	D2	AP2		(AP2, AP1, AP0) = "000": Halt
33 11	D1	AP1		(AP2, AP1, AP0) = "001": Setting disable
	DO	AP0	Step-up circuit operating current control	(AP2, AP1, AP0) = "010": 0.5(fixed) (AP2, AP1, AP0) = "011": 0.75(fixed) (AP2, AP1, AP0) = "100": 1.0(fixed) (AP2, AP1, AP0) = "101": 1.25(fixed) (AP2, AP1, AP0) = "110": 1.5(fixed) (AP2, AP1, AP0) = "111": Setting disable
			Power Su	pply System Control Register 6
	D7	-	-	
R29	D6	-	-	
(R1Dh)	D5	-	-	
	D4	-	-	
default	D3	R/L	Specifies the gate scan direction.	-
"03"h	D2	SCN2	Caralti anto anno	(COND. COM. COND INVOIL MODES
l	D1	SCN1	Specify gate scan mode.	(SCN2, SCN1, SCN0) = "XX0" : MODE5 (SCN2, SCN1, SCN0) = "011" : MODE2
	DO	SCN0	mode.	(SUNZ, SUNT, SUNU) = "UTT": MODEZ
			Power Su	pply System Control Register 8
	D7	VCOMEN		
l	D6		Specify the VCOM1	l.
I	D5	VCOMFX	operation.	
R30	D4	VCOMHI		
(R1Eh)	D3	XVCOMG	VCOML output control	"0": VCOML = GND "1": VCOML is setting with VDV and VCM
al a fee out?	D2	-	-	•
default "00"h	D1	-	-	-
00"N	DO	DDVDHXON	circuit 1 for DDVDH.	"0" : Doesn't use the extra step-up circuit 1. "1" : Uses the extra step-up circuit 1.
			Power Su	pply System Control Register 9
R31	D7	-	-	
(R1Fh)	D6	-	4	
(D5	1 1001 11		
l	D4	VDV4	Specify the VCOM	
default	D3	VDV3	amplitude.	
"00"h	D2	VDV2	-	
l	D1	VDV1	-	
	D0	VDV0	D	onto Sentano Control Banistos 48
1	0.7		Power Sup	pply System Control Register 10
R32	D7	-	-	
(R20h)	D6	-	-	
,,	D5	-		
l	D4	VCM4	Specify the VCOMH	
default	D3	VCM3	voltage level	
"00"h	D2	VCM2	4	
l	D1	VCM1	4	
	D0	VCM0		

				ID code register 1
	D7	MCOD3		ib code register i
R49	D6	MCOD3	1	
(R31h)	D5	MCOD2	Manufacturer code.	-
	D3	MCOD1	-	
	D3	VCOD3	+	
default	D2	VCOD3 VCOD2	1	
"10"h	D1	VCOD2 VCOD1	The version of this LSI.	Depends on the version of the product.
	D0	VCOD1	-	
	-	VCODO	_	ID code register 2
	D7	DCOD7	-	ID code register 2
R50	D6	DCOD6	-	
(R32h)	D5	DCOD5	-	
	D4	DCOD3	Device code of this	
	D3	DCOD4	LSI.	-
default	D2	DCOD2	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
"03"h	D1	DCOD2	1	
	DO	DCOD1	1	
	D7	рсоро		N line inversion register
R51	D6	NLINE6		N line inversion register
(R33h)	D5	NLINE5	1	
(113311)	D3	NLINE3	Specify the number of	
	D3	NLINE3	lines for N line	Set within the range of "01"h - "78"h.
default	D2	NLINE3	inversion.	Refer to "7 Gate Line Driving Function".
"01"h	D1	NLINE2		
	D0	NLINE1	1	
	D0 1	INCIINCO	1	Partial gate register 1
	D7	GSMLN7	T	Faitiai gate register i
R52	D6	GSMLN6	-	
(R34h)	D5	GSMLN5	1	
	D4	GSMLN4	Specify the gate	"00"h : Doesn't scan the partial non-display area.
	D3	GSMLN3	scanning cycle of the	"01"h : Scans the partial non-display area every frame.
default	D2	GSMLN2	non-display area	"02"h : Scans the partial non-display area every two frames.
"01"h	D1	GSMLN1	1	
	DO	GSMLN0	1	
	00	GOWILING		Partial gate register 2
	D7	-	-	-
	D6	-	-	-
R53	D5	-	-	-
(R35h)	D4	-	-	-
	D3	-	-	
default	D2	-	-	-
"00"h	D1	-	-	-
00 11			Configures the driving	"0" : The partial non-display area is driven as that in the partial
	D0	PNFRM	method of the partial	display area.
			non-display area.	"1": The partial non-display area is driven by the frame inversion.
			Cat	a a a a a a a a a a a a a a a a a a a
	<u> </u>		Gai	e scan selection register
DEE	D7	-	-	e scan selection register
R55 (R37h)	D6	-		e scan selection register
R55 (R37h)	D6 D5	-	-	-
	D6 D5 D4	-	- - - -	
(R37h)	D6 D5 D4 D3	-		- - -
(R37h)	D6 D5 D4 D3 D2	- - - GSCAN2	- - - -	- - -
(R37h)	D6 D5 D4 D3 D2 D1	- - - GSCAN2 GSCAN1	Select the method of	- - -
(R37h)	D6 D5 D4 D3 D2	- - - GSCAN2	Select the method of gate scanning.	- - - -
(R37h)	D6 D5 D4 D3 D2 D1 D0	- - - GSCAN2 GSCAN1		- - - - - e output control register
(R37h) default "00"h	D6 D5 D4 D3 D2 D1 D0	GSCAN2 GSCAN1 GSCAN0		
(R37h) default "00"h	D6 D5 D4 D3 D2 D1 D0 D7 D6	GSCAN2 GSCAN1 GSCAN0		- - - - - e output control register
(R37h) default "00"h	D6 D5 D4 D3 D2 D1 D0 D7 D6 D5	GSCAN2 GSCAN1 GSCAN0		
(R37h) default "00"h	D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4	- GSCAN2 GSCAN1 GSCAN0	Select the method of gate scanning. Gat	e output control register
(R37h) default "00"h R59 (R3Bh)	D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	- GSCAN2 GSCAN1 GSCAN0	Select the method of gate scanning. Gat	e output control register
(R37h) default "00"h R59 (R3Bh) default	D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D7 D6 D5 D4 D3 D2	GSCAN2 GSCAN1 GSCAN0	Select the method of gate scanning. Gat	e output control register
(R37h) default "00"h R59 (R3Bh)	D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	- GSCAN2 GSCAN1 GSCAN0		
(R37h) default "00"h R59 (R3Bh) default	D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D7 D6 D5 D4 D3 D2	GSCAN2 GSCAN1 GSCAN0	Select the method of gate scanning. Gat	e output control register

			Gamma	control register 12
	D7	-		
R154	D6	-	1	
(R9Ah)	D5	-	1	
 ` ′	D4	ON14	Gamma adjustment	
	D3	ON13	register	-
default	D2	ON12		
"00"h	D1	ON11		
	D0	ON10		
			Exter	nd mode register
	D7	-	-	-
	D6	-	-	-
	D5	MON_EN	Specify the V0 and	"0": V0 and V63 output monitor is disable.
		_	V63 monitor function	"1": V0 and V63 output monitor is enable.
	D4	MON_SEL	V0 and V63 monitor selection	"0": V0 outputs at DS1 pin. "1": V63 outputs at DS1 pin
R157	D3	_	selection	1 : V63 outputs at D51 pin
(R9Dh)		-	Specify the Enable	"0": Enable control is available.
	D2	BPEN	operation	"1": VBP/HBP control is enable
default	5.4	ED!	Specify the Enable	"0": High active
"00"h	D1	EPL	polarity	"1": Low active
00	D0	MSBF	NWRGB (R2:D0)="1"	"0": 18-bit x 1transfer (BWS2="L"). RGB interface type "0": 16-bit x 1transfer (BWS2="H"). RGB interface type "1": 6-bit x 3 transfer (BWS2=x). RGB interface type
			NWRGB (R2:D0)="0"	"0": MPU5 mode A (use lower 6bits). MPU interface type "1": MPU5 mode B (use upper 6bits). MPU interface type This bit is invalid in other modes.
			Off	mode register
R192 ("C0"h)	D7	OFFMOD	Specify the Off mode	"0": Normal mode "1": Off mode In off mode, only OFFMOD bit can be updated. Other register and the display RAM can not be updated. The display RAM data may not be retained in off mode, and need to rewrite after off mode canceling.
`	D6	-	-	-
ا ا	D5	-	-	-
default "00"h	D4	-	-	-
	D3	-	-	-
	D2	-	-	-
	D1	-	-	-
	D0	-	-	-

9 Timing Characteristics

80-system Bus interface Timing Characteristics

Read / Write Characteristics (8080-series MPU)
Bus Timing Characteristics

Please refer to HX8312A specification

<<Normal Write Mode(HWM=0),loVcc=1.65V-2.4V>>


	Item	Symbol	Unit	Min	Тур	Max
Bus cycle time	Write	t _{CYCW}	ns	125	-	-
bus cycle time	Read	t _{CYCR}	ns	300	-	-
Write low-level	pulse width	PW_{LW}	ns	40	-	-
Read low-level	pulse width	PW_{LR}	ns	150	-	-
Write high-leve	l pulse width	PW _{HW}	ns	70	-	-
Read high-leve	el pulse width	PW_{HR}	ns	150	-	-
Write/Read rise	e/fall time	t_{WRr}, t_{WRf}	ns	-	-	25
Set up time	(RS to NCS,E_NWR)	t _{AS}	ns	5	-	-
RS hold time	(NCS,NWR to RS)	t _{AH}	ns	5	-	-
Write data set	up time	t _{DSW}	ns	20	-	-
Write data hold	l time	t _H	ns	15	-	-
Read data dela	y time	t _{DDR}	ns	-	-	100
Read data hold	I time	t _{DHR}	ns	5	-	-

<<Normal Write Mode(HWM=0),IoVcc=2.4V-3.3V>>

	Item	Symbol	Unit	Min	Тур	Max
Pue evele time	Write	t _{CYCW}	ns	200	-	-
Bus cycle time	Read	t _{CYCR}	ns	300	-	-
Write low-level	pulse width	PW_{LW}	ns	40	-	1
Read low-level	pulse width	PW_{LR}	ns	150	-	1
Write high-leve	PW_{HW}	ns	70	-	1	
Read high-leve	PW_{HR}	ns	150	-	•	
Write/Read rise	e/fall time	t_{WRr}, t_{WRf}	ns	-	-	25
Set up time	(RS to NCS,E_NWR)	t _{AS}	ns	5	-	•
RS hold time	(NCS,NWR to RS)	t _{AH}	ns	5	-	•
Write data set	up time	t _{DSW}			-	
Write data hold	Write data hold time		ns	15	-	-
Read data dela	ay time	t _H ns 15 t _{DDR} ns -		-	100	
Read data hold	d time	t _{DHR}	ns	5	-	-

Reset Timing Characteristics

Item	Symbol	Unit	Min	Тур	Max
Reset"low"level width	t _{RES}	ms	1	-	-
Reset rise time	t_{rRES}	us	-	-	10



80-System Bus Timing

Note 1) PWEL is specified during the overlap period. (SC*="Low", WR* or RD*="Low")

Note 2) When using 16-bit bus interface, parallel data can be transferred through DB17-10 pin and DB8-1 and DB0 must be fixed to "Vcc" or "GND".

10 QUALITY AND RELIABILITY

10.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : 25 ± 5 °C Humidity : 60 ± 25 % RH.

10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under fluorescent light. The inspection area of LCD panel shall be within the range of following limits.



10.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterion fo	r def	ects	Defect type
1	Non display	No non display is allowed			Major
2	Irregular operation	No irregular operation is allow	wed		Major
3	Short	No short are allowed			Major
4	Open	Any segments or common patterns that don't activate are rejectable.			Major
5	Black/White spot	Size D (mm) D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D	Acc	ceptable number Ignore 3 2 0	Minor
6	Black/White line	$ \begin{array}{ c c c c c } \hline Length(mm) & Width (mm) \\ \hline 10 < L & 0.03 < W \le 0.0 \\ 5.0 < L \le 10 & 0.04 < W \le 0.0 \\ 1.0 < L \le 5.0 & 0.06 < W \le 0.0 \\ L \le 1.0 & 0.07 < W \le 0.0 \\ \hline \end{array} $)4)6)7	Acceptable number 5 3 2 1	Minor
7	Back Light	No Lighting is rejectable Flickering and abnormal light	ng is rejectable and abnormal lighting are rejectable		
		Bright dot		N≦1	
		Dark dot		N≦3	N. 47
8	dot defect	Total dot defect (Bright dot + Dark dot) Minimum distance between de	ark	N≦3	Minor
		dot and dark dot	•	L≧5 mm	
9	Display pattern	Note: 1. Acceptable up to 3 dam 2. NG if there're to two or	$\frac{0+E}{2} \le$	$0.25 \frac{F+G}{2} \le 0.25$ binholes per dot	Minor

10	Blemish & Foreign matters Size: $D = \frac{A+B}{2}$	Size D (mm) D < 0.15 0.15 < D < 0.20 0.20 < D < 0.30 0.30 < D		Acceptable number Ignore 3 2 0		Minor
11	Scratch on Polarizer	W <u><</u> 0.03 0.03 <w<u><0.05 0.05<w<u><0.08</w<u></w<u>	$\begin{array}{l} \text{ngth (m)} \\ \text{Ignore} \\ \text{L} \leq 2.0 \\ \text{L} > 2.0 \\ \text{L} > 1.0 \\ \text{L} \leq 1.0 \\ \text{Note (1)} \\ \text{lemish} \end{array}$))))	Acceptable number Ignore Ignore 1 1 Ignore Note(1)	Minor
12	Bubble in polarizer	Size D (mm) $D \le 0.20$ $0.20 < D \le 0.50$ $0.50 < D \le 0.80$ $0.80 < D$		Acc	ceptable number Ignore 3 2 0	Minor
13	Stains on LCD panel surface	Stains that cannot be removed even when wiped lightly with a soft cloth or similar cleaning too are rejectable.				Minor
14	Rust in Bezel	Rust which is visible in the bezel is rejectable.			Minor	
15	Defect of land surface contact (poor soldering)	Evident crevices which is visible are rejectable.				Minor
16	Parts mounting	 Failure to mount p Parts not in the sp Polarity, for exam 	pecifica			Major Major Major
17	Parts alignment	outline.	is off c	center a	han 50% beyond pad and more than 50% of	Minor Minor
18	Conductive foreign matter (Solder ball, Solder chips)	1. 0.45< φ ,N . 2. 0.30< φ ≤0.45 ,N ≥	≧1 neter of ≧1			Major Minor Minor
19	Faulty PCB correction	Due to PCB copp connected, using places are corre	er foil per	pattern nper wi er PCB	burnout, the pattern is re for repair; 2 or more	Minor Minor

10.6 RELIABILITY

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=96 hrs	
Low Temperature Operation	-20±3°C , t=96 hrs	
High Temperature Storage	80±3°C , t=96 hrs	1,2
Low Temperature Storage	-30±3°C , t=96 hrs	1,2
Humidity Test	40°C , Humidity 90%, 96 hrs	1,2
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 min. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2
Vibration Test (Packing)	Sweep frequency: 10~55~10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis	2
Static Electricity	150pF 330 ohm <u>+</u> 8kV, 10times air discharge	

Note 1: Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C, 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

11 USE PRECAUTIONS

11.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

11.2 Installing precautions

- 1) To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

11.3 Storage precautions

1) Avoid a high temperature and humidity area. Keep the temperature between

- 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

11.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk

occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

11.5Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.

12 OUTLINE DIMENSION

