
P-Channel 40-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

| • | Low r _{DS(on)} provides higher efficiency and |
|---|--|
| | extends hattery life |

- Low thermal impedance copper leadframe DPAK saves board space
- Fast switching speed
- High performance trench technology

| PRODUCT SUMMARY | | | |
|---------------------|------------------------------|---------------------------|--|
| V _{DS} (V) | $r_{DS(on)} m(\Omega)$ | I _D (A) | |
| -40 | $30 @ V_{GS} = -10V$ | 36 | |
| -40 | 40 @ V _{GS} = -4.5V | 29 | |



| ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED) | | | | |
|--|-------------------|-----------------------------------|------------|-------|
| Parameter | | Symbol | Maximum | Units |
| Drain-Source Voltage | | | -40 | V |
| Gate-Source Voltage | | | ±20 | V |
| Continuous Drain Current ^a | $T_A=25^{\circ}C$ | I_D | 36 | Α |
| Pulsed Drain Current ^b | | I_{DM} | ±40 | А |
| Continuous Source Current (Diode Conduction) ^a | | I_S | -30 | A |
| Power Dissipation ^a | $T_A=25^{\circ}C$ | P_{D} | 50 | W |
| Operating Junction and Storage Temperature Range | • | T _J , T _{stg} | -55 to 175 | °C |

| THERMAL RESISTANCE RATINGS | | | | |
|--|----------------|---------|-------|--|
| Parameter | Symbol | Maximum | Units | |
| Maximum Junction-to-Ambient ^a | $R_{	heta JA}$ | 50 | °C/W | |
| Maximum Junction-to-Case | $R_{	heta JC}$ | 3.0 | °C/W | |

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature


| D | 6 1 1 | Symbol Test Conditions | | Limits | | Unit |
|---|---------------------|--|-----|--------|----------|------|
| Parameter | Symbol | | | Тур | Max | |
| Static | • | | | | • | |
| Gate-Threshold Voltage | $V_{GS(th)}$ | $V_{DS} = V_{GS}, I_{D} = -250 \text{ uA}$ | -1 | | | |
| Gate-Body Leakage | I_{GSS} | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$ | | | ±100 | nA |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^{\circ}\text{C}$ | | | -1 -5 | uA |
| On-State Drain Current ^A | I _{D(on)} | $V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$ | -41 | | | A |
| Drain-Source On-Resistance ^A | r _{DS(on)} | $V_{GS} = -10 \text{ V}, I_D = -36 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -29 \text{ A}$ | | | 30 40 | mΩ |
| Forward Tranconductance ^A | g_{fs} | $V_{DS} = -15 \text{ V}, I_D = -36 \text{ A}$ | | 31 | | S |
| Diode Forward Voltage | V_{SD} | $I_{S} = -41 \text{ A}, V_{GS} = 0 \text{ V}$ | | -0.7 | | V |
| Dynamic ^b | | | | | | |
| Total Gate Charge | Q_{g} | V - 15 V V - 45 V | | 13.9 | 30 | |
| Gate-Source Charge | Q_{gs} | $V_{DS} = -15 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{D} = -36 \text{ A}$ | | 5.2 | 20 | nC |
| Gate-Drain Charge | Q_{gd} | | | 5.8 | 20 | 1 |
| Input Capacitance | C_{iss} | $V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz | | 1583 | 4000 | |
| Output Capacitance | C_{oss} | | | 278 | 600 | pF |
| Reverse Transfer Capacitance | C_{rss} | | | 183 | 400 | |
| Switching | | | | | | |
| Turn-On Delay Time | $t_{d(on)}$ | | | 15 | | |
| Rise Time | t _r | $V_{DD} = -15 \text{ V}, R_L = 15 \Omega, ID = -41$ | | 12 | | nS |
| Turn-Off Delay Time | $t_{d(off)}$ | $_{\text{ff)}}$ A, VGEN = -10 V, RG = 6Ω | | 62 | | 113 |
| Fall-Time | t_{f} | | | 46 | | |

Notes


- a. Pulse test: $PW \le 300us duty cycle \le 2\%$.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

Typical Electrical Characteristics




Output Characteristics




ID Drain Current (A)


On Resistance Vs Vgs Voltage




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature


Typical Electrical Characteristics



Source-Drain Diode Forward Voltage



Threshold Voltage



On-Resistance with Gate to Source Voltage




Figure 10. Single Pulse Maximum Power Dissipation

Normalized Thermal Transient Junction to Ambient








Figure 11. Transient Thermal Response Curve

Package Information










LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIVERSIONS ARE IN NULLWETERS.
- THIS PACIONE CONFORMS TO JEDEC, TO-262, ISSUE C, VARIATION AN IN RE, DATED NOW 1989. DIMENSIONIC AND TOLERANCING PER
- MENE Y14,041—1884.
 HEAT SHIK TOP EDGE COULD BE IN CHANFERED
 CORPLETS OR EDGE PROTEVOICH.
 DIMENSIONS L3,D,E1&D1 TABLE:

| | COLUMB COLUMB | |
|--|---------------|-----------|
| | 010 1,277 | 1.63-7.79 |
| | | 8.44-8.40 |
| | 4.42 | 31.0 |
| | 241 | 4.57 |