The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



晶采光電科技股份有限公司 AMPIRE CO., LTD.

# SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM480272D1TMQW-TW4H
APPROVED BY	
DATE	

- ☐ Approved For Specifications
- ☐ Approved For Specifications & Sample

AMPIRE CO., LTD.

Building D., 2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221, Taiwan (R.O.C.)

台北縣汐止市新台五路一段 88 號 2 樓(東方科學園區 D 棟)

TEL:886-2-26967269, FAX:886-2-86967196 or 26967270

APPROVED BY	CHECKED BY	ORGANIZED BY

Date: 2009/12/23 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# RECORD OF REVISION

Revision Date	Page	Contents	Editor
2009/12/23	-	New Release (i80, 16bit)	Edward

Date: 2009/12/23 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 1 Features

4.0 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 4.0" TFT-LCD panel, LCD controller, power driver circuit, touch panel and backlight unit.

#### 1.1 TFT Panel Feature:

- (1) Construction: 4.0" a-Si color TFT-LCD, White LED Backlight and PCB.
- (2) Resolution (pixel): 480(R.G.B) X 272
- (3) Number of the Colors: 262K colors (R, G, B 6 bit digital each)
- (4) LCD type: Transmissive Color TFT LCD (normally White)
- (5) Interface: 40 pin pitch 0.5
- (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- (7) Viewing Direction: 6 O'clock (The direction it's hard to be discolored):

#### 1.2 LCD Controller Feature:

- (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
- (2) Display RAM size: 640x320x3x6 bits. Ex: 320x240 two frame buffer with 262K colors.
- (3) Arbitrary display memory start position selection.
- (4) MCU interface: 8 bit / 9 bit / 16bit / 18 bits 80/68 MPU interface.
- (5) 8 bit / 16 bit interface support 65K ( R5G6B5) /262K(R6G6B6) colors data format.
- (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

# 2 Physical specifications

Item	Specifications	Unit
Display resolution(dot)	480(R.G.B.) (W) x 272(H)	Mm
Active area	87.84 (W) x 49.776 (H)	Mm
Screen size	4.0 (Diagonal)	Mm
Pixel size	0.183 (W) x 0.183 (H)	Um
Color configuration	R.G.B stripe	
Overall dimension	98.3(W) x 62.6(H) x 8.2(D)	Mm
Weight	T.B.D	Mg
Backlight unit	LED	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 3 Default Setting & Option

#### Interface :

The user can select the MCU interface by change the Jumper & Resister Array.

Setting	JP1	RA1	RA2	RA3	RA4	Remark
Interface Type						
80-18Bit interface	1,2 short 2,3 open	2K ohm	OPEN	OPEN	OPEN	
80-16Bit interface	1,2 short 2,3 open	OPEN	2K ohm	OPEN	OPEN	
80-9Bit interface	1,2 short 2,3 open	OPEN	OPEN	2K ohm	OPEN	
80-8Bit interface	1,2 short 2,3 open	OPEN	OPEN	OPEN	2K ohm	Default
68-18Bit interface	1,2 open 2,3 short	2K ohm	OPEN	OPEN	OPEN	
68-16Bit interface	1,2 open 2,3 short	OPEN	2K ohm	OPEN	OPEN	
68-9Bit interface	1,2 open 2,3 short	OPEN	OPEN	2K ohm	OPEN	
68-8Bit interface	1,2 open 2,3 short	OPEN	OPEN	OPEN	2K ohm	

# • LED Driver:

The user can select the LED driver built-in or not.

Pin Define	PIN3 LEDA/PWM	PIN4	Remark
		LEDK	
Interface Type			
Without LED Driver	LED Anode	LED	
		Cathode	
With LED Driver	PWM	NC	Default
	The PWM pin combined enable and	This pin	
	brightness adjust function.	must be	
	When PWM=High constantly, the LED	open	
	back-light is turn on.		
	When PWM=GND constantly, the LED		
	back-light is turn off.		
	When PWM signal (100Hz to 1KHz) input, the		
	LED Back-light brightness is relative to duty		
	cycle of the PWM signa		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## Touch panel and Touch panel controller:

The user can select the with TP controller or without TP controller.

Pin Define Option	SK/X1	DO/X2	DI/Y1	TPCS/Y2	IRQ	Remark
Without TP	NC	NC	NC	NC	NC	
With TP / Without TP controller	X1	X2	Y1	Y2	NC	Default
With TP / With TP controller	SK	DO	DI	TPCS	IRQ	

If user want to change the default setting for mass production, please contact with Amprie. We'll apply a new P/N for you.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 4 Electrical specification

## 4.1 Absolute max. ratings

#### 4.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	T.B.D	V	
Input voltege	V <sub>in</sub> .		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DN17

#### 4.1.2 Environmental Absolute max. ratings

	OPER	OPERATING		RAGE	
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	No	te1	Note1		
Corrosive Gas	Not Acc	eptable	Not Acceptable		

Note1: Ta <= 40°C: 85% RH max

Ta >  $40^{\circ}$ C : Absolute humidity must be lower than the humidity of  $85^{\circ}$ RH at  $40^{\circ}$ C

Note2 : For storage condition Ta at -30°C < 48h , at  $80^{\circ}$ C < 100h For operating condition Ta at -20°C < 100h

Note3 : Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note4: The response time will be slower at low temperature.


Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

#### Note6:

Date: 2009/12/23

LED BL : When LCM is operated over 40°C ambient temperature, the I<sub>LED</sub> of the LED back-light should be follow :

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



Note7 : This is panel surface temperature, not ambient temperature. Note8 :

 LED BL:When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

# 4.1.3 LED back-light Unit Absolute max. ratings

Item	Symbol	Ratings	Unit	Remark
Peak forward Current	ΙF	23	mA	One LED
Reverse Voltage	VR	3.2	V	One LED
Power Dissipation	Ро	64	W	One LED

Date: 2009/12/23 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 4.2 Electrical characteristics

#### 4.2.1 DC Electrical characteristic of the LCD

Typical operating conditions (VSS=0V)

Item	Item		Min.	Тур.	Max.	Unit	Remark
Power supp	ly	VDD	3.0	3.3	5.0	V	
Input Voltage	H Level	VIIH	2.0	-	5.5	V	Note 1
for logic	L Level	V <sub>IL</sub>	VSS	-	0.8	V	NOIE 1
Output Voltage for Logic	H Level	V <sub>OH</sub> .	2.4	1	VDD	V	Note 2
	L Level	V <sub>OL</sub>	VSS		0.4	V	Note 2
Power Supply current		IDD	-	T.B.D	-	mA	Note 3


Note1: With 5V Tolerance Input, /CS, /WR,/RD,RS,DB0~DB17

Note2: DB0~DB17

Note3: fv =60Hz , Ta=25°C , Display pattern : All Black

## 4.2.2 Electrical characteristic of LED Back-light


Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction
L ED valtage	17		00.4	00.4		l <sub>LED</sub>
LED voltage	tage V <sub>AK</sub> 23.1		V	=20mA,Ta=25°C		
LED forward ourrent	I.LED.		20		mA	Ta=25°C
LED forward current	I.LED.		15		mA	Ta=60°C



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

■ The constant current source is needed for white LED back-light driving.


When LCM is operated over  $60^{\circ}$ C ambient temperature, the I<sub>LED</sub> of the LED back-light should be adjusted to 15 mA.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 4.3 AC Timing characteristic of the Graphic TFT LCD controller


# 4.3.1 80 series Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
<b>PW</b> <sub>HW</sub>	Enable high-level pulse width	66	70		ns	
<b>PW</b> LW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tah	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
<b>t</b> csb-h	CSB hold time	16	30		ns	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 4.3.2 68 series Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
<b>t</b> cycle	Enable cycle time	100	200		ns	
PWEH	Enable high-level pulse width	66	70		ns	
PWEL	Enable low level pulse width	33	130		ns	
tase	RS setup time	16	25		ns	
<b>t</b> AHE	RS hold time	16	45		ns	
toswe	Write data setup time	50	50		ns	
<b>t</b> HE	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
<b>t</b> csbh	CSB hold time	16	30		ns	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 5 Optical specification

# 5.1 Optical characteristic:

It	em	Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response Time	e Rise Fall	T <sub>r</sub> .+T <sub>f</sub> .	Θ=0°	!	(25)		ms	Note 1,2,3,5
Contra	ast ratio	CR	At optimized viewing angle		350			Note 1,2,4,5
Viewing	Vertical	Θ	CR≧10		(110)		deg.	Note1,2, 5,6
Angle	Horizonta I	Ф	OI <b>\</b> ≦ 10		(130)		ueg.	11016 1,2, 3,0
LE	htness D BL out TP	Y <sub>L</sub> .	I <sub>LED</sub> =20mA, 25°ℂ	300			cd/ m²	Note 7
LĚ	htness D BL th TP	Y.L.	I <sub>LED</sub> =20mA, 25°ℂ	240			cd/ m²	Note 7
Red chi	romaticity	XR YR		(0.606) (0.310)	(0.621)	(0.636) (0.348)		Note 7
Green ch	nromaticity	XG YG	0-0°	(0.282) (0.544)	(0.297) (0.559)	(0.312) (0.574)		For reference only. These
Blue ch	hromaticity XB YB		Θ=0°	(0.122) (0.125)	(0.137) (0.140)	(0.152) (0.155)		data should be update according the
White ch	nromaticity	XW YW		(0.290) (0.318)	(0.305) (0.333)	(0.320) (0.348)		prototype.

<sup>( )</sup>For reference only. These data should be update according the prototype.

#### Note 1:


• LED BL : Ambient temperature=25°C ,and lamp current I<sub>LED</sub>=20mA. To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 5:White 
$$V_i=V_{i50}+1.5V$$
  
Black  $V_i=V_{i50}+2.0V$ 


"±"means that the analog input signal swings in phase with V<sub>COM</sub> signal.

"—" means that the analog input signal swings out of phase with  $V_{\text{COM}}$  signal.


 $V_{i50}$ : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Note 6.Definition of viewing angle, Refer to figure as below.



Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


# 5.2 Optical characteristic of the LED Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness		3000	I	Cd/m2	I <sub>LED</sub> = 20 mA,Ta=25°C
AVG. X of 1931 C.I.E.	(0.26)	(0.30)	(0.34)		I <sub>LED</sub> = 20 mA,Ta=25°C
AVG. X of 1931 C.I.E.	(0.27)	(0.31)	(0.35)		I <sub>LED</sub> = 20 mA,Ta=25°C
Brightness Uniformity	80			%	I <sub>LED</sub> = 20 mA,Ta=25°C

<sup>( )</sup>For reference only. These data should be update according the prototype.

Note1: Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition (Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 5.3 Touch Panel Electrical Specification

Parameter	Condition	Standard Value
Terminal Resistance	X Axis	500 ~ 1500 Ω
Terminal Resistance	Y Axis	200 ~ 900 Ω
Insulating Resistance	DC 25 V	More than $20M\Omega$
Linearity		±1.5 %
Notes life by Pen	Note a	100,000 times(min)
Input life by finger	Note b	1,000,000 times (min)

#### Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72 Shape of pen end : R0.8

Load : 250 g

Note B

By Silicon rubber tapping at same point

Shape of rubber end: R8

Load : 200g

Frequency: 5 Hz

#### Interface

No.	Symbol	Function
1	XL	Touch Panel Left Signal in X Axis
2	YB	Touch Panel Bottom Signal in Y Axis
3	XR	Touch Panel Right Signal in X Axis
4	YT	Touch Panel Top Signal in Y Axis

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 6 Interface specifications

# 6.1 Driving signals for the TFT panel


Pin no	Symbol	I/O	-	Description	Remark
1 ~ 2	VSS		GND		
3	LED A/PWM		Without LED driver	LED Anode	
	LLD_AII WIWI		With LED Driver	PWM	
4	LED_K		Without LED driver	LED Cathode	
			With LED Driver	Must be OPEN	
5	/RESET	l	Reset signal for TFT	LCD controller	
6	RS	I	Register and Data se	elect for TFT LCD controller	
7	/CS	ı	Chip select low active	e signal for TFT LCD controller	
8	/WR(E)	I	80mode : /WR lov controller 68mode : E signal lat	w active signal for TFT LCD	
9	/RD(R/W)	I	80mode : /RD lov controller 68mode : R/W signal	v active signal for TFT LCD  Hi: read Lo:Write	
10 ~ 17	DB0 ~ DB7	I/O	Data Bus		
18~27	NC	-	NC		
28	65K/262K	I	Select colors data for H: 262K L: 65K	rmat	
29	VSS		GND		
30	SK/X1	1	Serial clock for Touch Touch Panel Left Sig	•	
31	DO/X2	ı	Data Output for Touc Touch Panel Right Si		
32	DI / Y1	ı	Data In for Touch par Touch Panel Upper S		
33	TPCS / Y2	ı	Chip Select for Touch Touch Panel Lower S	•	
34	IRQ	-	Interrupt for Touch pa	anel controller	
35 ~ 37	VDD		Power supply for the	logic (3.3V)	
38 ~ 40	VSS		GND		

30~33 : SK, DO, DI, CS, INT for Touch Panel controller TSC2046/ X1, X2, Y1, Y2 for Touch Panel (without TSC2046)

Date: 2009/12/23 AMPIRE CO., LTD. 17

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


#### 7 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 8 Interface Protocol

#### 8.1 18Bit-80/68-Write to Command Register




#### 8.2 18Bit-80/68-Write to Display RAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 8.3 16Bit-80/68- Write to Command Register




#### 8.4 16Bit-80/68-Write to Display RAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 8.5 9Bit-80/68- Write to Command Register




#### 8.6 9Bit-80/68-Write to Display RAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 8.7 8Bit-80/68- Write to Command Register



#### 8.8 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 8.9 Data transfer order Setting

#### 8.9.118 bit interface 262K color only (Pin28 65K/262K =High)

									•					•				
DB																		
	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0

#### 8.9.2 16 bit interface 65K color (Pin28 65K/262K =Low)

DB									7							
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0

#### 8.9.3 16 bit interface 262K color (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Х	Χ	R5	R4
2 <sup>nd</sup> data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

#### 8.9.49 bit interface 262K color only (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Х	Χ	Χ	Χ	Χ	Χ	Χ	R5	R4	R3	R2	R1	R0	G5	G4	G3
2 <sup>nd</sup> data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	G2	G1	G0	B5	B4	B3	B2	B1	B0

## 8.9.58 bit interface 65K color (Pin28 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1. <sup>st</sup> . data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R4	R3	R2	R1	R0	G5	G4	G3
2 <sup>nd</sup> data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	G2	G1	G0	B4	B3	B2	B1	B0

#### 8.9.6 8 bit interface 262K color (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Х	Χ	Х	Χ							R5	R4
2 <sup>nd</sup> data	Χ	Χ	Χ	Χ	Х	Χ	Х	Χ	R3	R2	R1	R0	G5	G4	G3	G2
3. <sup>rd</sup> data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	G1	G0	B5	B4	B3	B2	B1	B0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 9 Register Depiction

		_	_		_			_				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
00	00		1	MSB of	X-axis	start p	osition	)				
Description	set the ho	rizonta										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
01	00			LSB of	X-axis	start p	osition					
Description	set the ho	orizonta		I.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
02	01			MSB o	f X-axis	s end p	osition					
Description	set the ho	orizonta	als end	positio	n of di	splay a	ctive re	egion	'			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
03	3F			LSB of	X-axis	end p	osition					
Description	set the ho	orizonto	le and	nocitio	n of di	nlov o	otivo ro	naion				
Description	מו טפנ וופ	שוועטוונ	iis ellu	positio	ii oi ui	spiay a	Clive 16	gion				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
Register Address	Default		DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
Register Address (Hex) 04	Default (Hex)	DB7	DB6	DB5 MSB of	DB4 Y-axis	DB3	DB2	DB1	DB0	Remark		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5 MSB of	DB4 Y-axis	DB3	DB2	DB1	DB0	Remark Remark		
Register Address (Hex) 04 Description Register Address	Default (Hex)  00 set the ve	DB7 ertical s	DB6 Itart pos	DB5 MSB of sition o	DB4 Y-axis f displa	DB3 start pay activ	DB2 position re region DB2	DB1				
Register Address (Hex) 04 Description Register Address (Hex)	Default (Hex)  00 set the very default (Hex)	DB7 ertical s	DB6	DB5 MSB of sition of DB5 LSB of	DB4 Y-axis f displa DB4 Y-axis	DB3 start p DB3 DB3 start p	DB2 position re region DB2 position	DB1				
Register Address (Hex) 04 Description Register Address (Hex) 05	Default (Hex)  00 set the very Default (Hex)  00	DB7 ertical s	DB6	DB5 MSB of sition of DB5 LSB of	DB4 Y-axis f displa DB4 Y-axis	DB3 start p DB3 DB3 start p	DB2 position re region DB2 position	DB1				
Register Address (Hex) 04 Description Register Address (Hex) 05 Description Register Address	Default (Hex)  00 set the very Default (Hex)  00 Set the very Default (Hex)  00	DB7  Pertical s  DB7  Pertical s	DB6 Itart postart postart po	DB5  MSB of sition of the siti	DB4 FY-axis DB4 Y-axis of displa DB4 DB4	DB3 start p ay activ  DB3 start p ay activ  DB3 start p	DB2  position DB2  position DB2  DB2  position DB2	DB1 DB1 DB1	DB0	Remark		
Register Address (Hex) 04 Description Register Address (Hex) 05 Description Register Address (Hex) (Hex)	Default (Hex)  00 set the very Default (Hex)  00 Set the very Default (Hex)	DB7  Pertical s  DB7  Pertical s	DB6 Itart postart postart po	DB5  MSB of sition of the siti	DB4 FY-axis DB4 Y-axis of displa DB4 DB4	DB3 start p ay activ  DB3 start p ay activ  DB3 start p	DB2  position DB2  position DB2  DB2  position DB2	DB1 DB1 DB1	DB0	Remark		
Register Address (Hex) 04 Description Register Address (Hex) 05 Description Register Address (Hex) 06 Description Register Address (Hex) 06 Description Register Address (Hex)	Default (Hex)  00 set the very Default (Hex)  00 Set the very Default (Hex)  00	DB7  Pertical s  DB7  Pertical s	DB6 Itart postart postart po	DB5  MSB of sition of the siti	DB4 FY-axis DB4 Y-axis of displa DB4 DB4	DB3 start p ay activ  DB3 start p ay activ  DB3 start p	DB2  position DB2  position DB2  DB2  position DB2	DB1 DB1 DB1	DB0	Remark		
Register Address (Hex) 04 Description Register Address (Hex) 05 Description Register Address (Hex) 06 Description Register Address (Hex) 06 Description	Default (Hex)  00 set the very personal to the very	DB7  Pertical s  DB7  Pertical s  DB7	DB6 Itart postart po DB6 Ind postart postart	DB5  MSB of sition of DB5  MSB or ition of DB5  LSB of Sition of DB5	DB4 FY-axis of displa DB4 DB4 FY-axis displa Ty-axis DB4 FY-axis DB4 Ty-axis	DB3 start pay active DB3 start pay active DB3 s end pay active DB3 s end pay active	DB2	DB1 DB1 DB1 DB1	DB0	Remark		

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

24

Date: 2009/12/23 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
08	01	Х	Х	Χ	Χ	Х	X	_	IXSize te[1:0]	
Description	Set the p	anel X	size							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
09	40			_Par	nelXSiz	ze L_By	/te[7:0]			
Description	Set the p	anel X	size							

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	00	X	X	Х	Х	Χ	memo	:16] bit ory writ addres:	e start	
Description	Memory	write st	art add	dress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0B	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	write st	art add	dress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0C	00		[7:0]	bits of	memor	y write s	start ad	ldress		
Description	Memory	write st	art add	dress						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK.	_SEL					
	are for s 00 : 20M	0x0D   Bit_SWAP   OUT_TEST   BUS_SEL   Blanking   P/S_SEL   CLK_SEL   0x10_Clk_sel[1:0]": The TFT controller built-in 40Mhz PLL clock. These bits are for select the TFT panel dot clock frequency. are 100: 20Mhz 01: 10Mhz 02: 5 Mhz 0x10 ps sel[2]": The TFT controller support parallel and serial RGB												
	interface	e. These	bits are fo : Parallel p	r selec										
Description	_	lanking_t (blanking	tmp[3]" g) 1: ON (	norma	l opera	ition)								
Description	_		:4]" : It onl )=B	y for se	erial Pa	anel								
	00=R, 01=G, 10=B  "0x10_out_test[6]" : Self test 0 : normal operation 1: for test (don't use for normal operation)  When set the bit to "1", the Rout=(Reg 2a[6:0]) Gout=(Reg 2b[6:0])  Bout=(Reg 2c[6:0])  "0x10 bit swap[7]" : 0-normal													
			7]" : 0-norr g is suitabl		M3202	40N1. D	on't nee	d to mo	odify it.					

Date: 2009/12/23

Preliminary
The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	00	Х	Х		EVEN			_ODD		
Description	" Even lii panel 000: RG 001: RB0 010: GR 011: GB 100: BR0 101: BG Others: r	ne of serial B R G R reserved of serial B	X al panel da panel data		sequer		l ata bus d		paralle	el
	010: GR 011: GB									
	100: BR									
	Others: r									
			5 for AM3	<b>20240</b>	N1					

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	00					Hsy	nc_st⊦	I_Byte	[3:0]	
Description	For TFT of Hsync starting The defail	art posi	tion H-	Byte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	00			Hsy	nc_stL	_Byte[	7:0]			
Description	For TFT of Hsync state The defail	art posi	tion Ľ-l	Byte	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x14	00   Hsync_pwH_Byte[3:0]									
Description	For TFT output timing adjust: Hsync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									

AMPIRE CO., LTD. Date: 2009/12/23

Preliminary
The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x15	10			Hsyr	nc_pwl	_ Byte	[7:0]			
Description	For TFT of Hsync pu	lse wid	اth L-B	yte	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x16	00					Ha	ct_stH	_Byte[	3:0]	
Description	For TFT of DE pulse The defar	start p	osition	H-Byte		132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x17	38				ct_stL_	Byte[7	7:0]			
Description	For TFT of DE pulse The defail	start p	osition	L-Byte		132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x18	01					Had	t_pwH	_Byte	[3:0]	
Description	For TFT of DE pulse The defail	width I	H-Byte	•	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x19	40			Had	t_pwL	_Byte[	7:0]			
Description	For TFT of DE pulse The defar	width I	L-Byte	•	for AN	132024	0N1. D	on't ne	ed to n	nodify it.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					Ht	otalH_	Byte[3	:0]	
Description	For TFT of Hsync tot The defail	al cloc	ks H-B	yte		32024	0N1. D	on't ne	ed to n	nodify it.

AMPIRE CO., LTD. Date: 2009/12/23

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1B	B8			Ht	otalL_	Byte[7:	:0]			
Description	For TFT of Hsync tot The defar	al cloc	ks H-B	yte		32024	0N1. D	on't ne	ed to n	nodify it.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1C	00					Vsy	nc_st⊦	_Byte	[3:0]	
Description	For TFT of Vsync starting The defail	art posi	tion H-	Byte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	00				nc_stL	_Byte	7:0]			
Description	For TFT or Vsync sta The defar	art posi	tion L-l	3yte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	00					Vsyr	nc_pwl	-I_Byte	[3:0]	
Description	For TFT or Vsync pu The defail	lse wid	th H-B	yte	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	08			Vsyr	nc_pwl	Byte	[7:0]			
Description	Vsync pu	08 Vsync_pwL_Byte[7:0]  For TFT output timing adjust:  Vsync pulse width L-Byte  The default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	00					Vac	ct_stH_	_Byte[3	3:0]	
Description	For TFT of Vertical Default	E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.

Preliminary
The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12			Va	ct stL	Byte[7	<b>7</b> :0]	•		
Description	For TFT of Vertical Default	E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	00					Vac	t_pwH	_Byte[	3:0]	
Description	For TFT of Vertical A	ctive w	vidth H	-Byte	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0				t_pwL	_Byte[	7:0]			
Description	For TFT of Vertical A	ctive w	vidth H	-Byte	for AM	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					Vt	otalH_	Byte[3	:0]	
Description	Vertical to	For TFT output timing adjust:  Vertical total width H-Byte  The default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09			Vt	otalL_	Byte[7:	:0]			
Description	For TFT of Vertical to The defar	otal wic	Ith L-B	yte	for AM	132024	0N1. D	on't ne	ed to n	nodify it.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	X	Х	X	Х	X	mem	':16] bit ory read addres:	d start	
Description	Memory	read st	art add	ress						

AMPIRE CO., LTD. Date: 2009/12/23

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	read st	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write s	start ad	ldress		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:1	I] Reve	rsed				
Description	[0] Load effect	l outpu	t timing	relate	d settir	ıg (H sy	nc., V s	sync. ar	nd DE)	to take

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	Χ		-	TestPa <sup>-</sup>	tternRo	out[6:0	]		
Description	When " F The Rou									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	Χ			TestPa <sup>-</sup>	tternG	out[6:0	]		
Description	When " F The Gou									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00	Χ		_	TestPa	tternBo	out[6:0	]		
Description	When " F The Bout									

If you set the "REG[0x10]\_out\_test[6]": Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] ,REG[2B],REG[2C] data.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

REG[2A]=0x3F REG[2B]=0x00 REG[2C]=0x00

REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	Х	Х	X	Х	[3]	Rising/falling edge[2]	_	tate :0]	
Description	0: TFT F 1: TFT F Rising/fa 0: The F	POWEF POWEF alling e RGB ou 1:0]: te 0 de te 90 d	R circui R circui dge[2] at put c at put c egree egree degre	t OFF t ON : lata ard lata ard	e on th	e Risir	Power ON/OF	DCLK.		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	X	Χ	Χ	X	X	H-(	_H byte Offset[3	e 3:0]	
Description	Set the F	lorizont	tal offse	et						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00			_L1	byte H	-Offset[7	7:0]			
Description	Set the F	lorizon	tal offse	et				•		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	X	Х	X	Χ	X	V-C	_H byte Offset[3		
Description	Set the V	'ertical	offset							

Date: 2009/12/23 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00			_L	byte V	-Offset[7	<b>7</b> :0]			
Description	Set the V	'ertical	offset							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
34	00		[7:4] ReservedH byte H-def[3:0]								
Description	[3:0] MS	B of in	nage ho	orizont	al phys	ical resc	lution i	n mem	nory		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
35	40	_L byte H-def[7:0]									
Description	[7:0] LSB	of ima	of image horizontal physical resolution in memory								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01		[7:4] ReservedH byte V-def[3:0]							
Description	[3:0] MS	SB of in	nage ve	ertical p	ohysica	l resolut	ion in r	nemor	y	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0			l	_ byte `	V-def[7:	0]			
Description	[7:0] LSE	of ima	ge ver	tical ph	ysical ı	esolutio	n in me	emory	•	

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## **DISPLAYED COLOR AND INPUT DATA**

	Color & Gray								D	ATA S	SIGNA	L							
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Rea	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Diue	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 10 QUALITY AND RELIABILITY

#### **10.1 TEST CONDITIONS**

Tests should be conducted under the following conditions:

Ambient temperature :  $25 \pm 5^{\circ}$ C Humidity :  $60 \pm 25\%$  RH.

#### 10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.

#### 10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

#### **10.4 APPEARANCE**

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



Date: 2009/12/23 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### **10.5 INSPECTION QUALITY CRITERIA**

No.	Item	Criterion t	for defects	Class of Defect	Accept able level
1	Non display	No non display is allowed		Major	0.4
2	Irregular operation	No irregular operation is all	owed	Major	0.4
3	Short	No short are allowed		Major	0.4
4	Open	Any segments or commor are rejectable.	n patterns that don't activate	Major	0.4
5	Black/White spot (I)	Size D (mm)  D ≤ 0.1  0.1 < D ≤ 0.15  0.15 < D	Acceptable number Ignore 2 %1 0 s must be more than 20mm.	Minor	1.5
6	Dot Defect	Bright dot  Dark dot  Total dot defect (Bright dot + Dark dot)  Minimum distance between dark dot and dark dot	$ \begin{array}{c c}  & 1 \\  & N \leq 3 \\  & N \leq 4 \\  & 0.1 < D \leq 0.3 \text{mm}, N \leq 2 \end{array} $	Minor	1.5
7	Back Light	No Lighting is rejectable     Flickering and abnormal		Major	0.4
8	Display pattern	$\frac{A+B}{2} \le 0.30$ 0 < C  Note: 1. Acceptable up to 3 da	nit:mm $\frac{D+E}{2} \le 0.25  \frac{F+G}{2} \le 0.25$	Minor	1.5
9	Blemish & Foreign matters  Size: $D = \frac{A+B}{2}$	Size D (mm) $D \le 0.15$ $0.15 < D \le 0.20$ $0.20 < D \le 0.30$ $0.30 < D$	Acceptable number Ignore 3 2 0	Minor	1.5

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

10	Scratch on Polarizer	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Minor	1.5
11	Bubble in polarizer	Zone A Active area : No bubble are allowed. Zone B Viewing area: ≤ 0.05mm², N≤ 1		1.5
12	Stains on LCD panel surface	Stains that cannot be removed even when wiped lightly with a soft cloth or similar cleaning too are rejectable.	Minor	1.5
13	Rust in Bezel	Rust which is visible in the bezel is rejectable.		1.5
14	Defect of land surface contact (poor soldering)	Evident crevices which is visible are rejectable.		1.5
15	Parts mounting	Failure to mount parts     Parts not in the specifications are mounted     Polarity, for example, is reversed		0.4
16	Parts alignment	<ol> <li>LSI, IC lead width is more than 50% beyond pad outline.</li> <li>Chip component is off center and more than 50% of the leads is off the pad outline.</li> </ol>		1.5
	Conductive foreign matter (Solder ball, Solder chips)	1. 0.45<φ ,N≥1	Major	0.4
17		<ul> <li>2. 0.30&lt;φ≤0.45 ,N≥1</li> <li>φ:Average diameter of solder ball (unit: mm)</li> <li>3. 0.50<l ,n≥1<="" li=""> <li>L: Average length of solder chip (unit: mm)</li> </l></li></ul>	Minor Minor	1.5 1.5
18	Faulty PCB correction	<ol> <li>Due to PCB copper foil pattern burnout, the pattern is connected, using a jumper wire for repair; 2 or more places are corrected per PCB.</li> <li>Short circuited part is cut, and no resist coating has been performed.</li> </ol>		1.5

The contents of this document are confidential and must not be disclosed wholly or in m part to any third part without the prior written consent of AMPIRE CO., LTD

## 11 RELIABILITY TEST CONDITIONS

ITEM	CONDITIONS	NOTE
HIGH TEMPERATURE OPERATION	<b>70</b> ℃,240Hrs	
HIGH TEMPERATURE AND HIGH HUMIDITY OPERATION	60℃,90%RH,240Hrs	
HIGH TEMPERATURE STORAGE	80℃,240Hrs	
LOW TEMPERATURE OPERATION	-20℃,240Hrs	
LOW TEMPERATURE STORAGE	-30℃,240Hrs	
THERMAL SHOCK	-30℃(1Hr) ~80℃(1Hr) 200Cycle	

#### 12 USE PRECAUTIONS

#### 12.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

Date: 2009/12/23

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 12.2 Installing precautions

- The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. 1MΩ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

#### 12.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

#### 12.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power

Date: 2009/12/23 AMPIRE CO., LTD.

39

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

- voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

#### 12.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warranty for all products and three months warrantee for all repairing products.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 13 OUTLINE DIMENSION

