

Dual N-Channel 200-V (D-S) MOSFET

Key Features:

- Low $r_{DS(on)}$ trench technology
- Low thermal impedance
- Fast switching speed

Typical Applications:



- PoE PSE and PD Circuits
- LED Inverter Circuits
- 48V-Input DC/DC Conversion Circuits

PRODUCT SUMMARY		
V_{DS} (V)	$r_{DS(on)}$ (m Ω)	I_D (A)
200	300 @ $V_{GS} = 10V$	2.2
	340 @ $V_{GS} = 4.5V$	2.1



RoHS
COMPLIANT
HALOGEN
FREE

SO-8



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Limit	Units
Drain-Source Voltage		V_{DS}	200	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current ^a	$T_A = 25^\circ\text{C}$	I_D	2.2	A
	$T_A = 70^\circ\text{C}$		1.7	
Pulsed Drain Current ^b		I_{DM}	30	
Continuous Source Current (Diode Conduction) ^a		I_S	2.9	A
Power Dissipation ^a	$T_A = 25^\circ\text{C}$	P_D	2.1	W
	$T_A = 70^\circ\text{C}$		1.3	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS				
Parameter		Symbol	Maximum	Units
Maximum Junction-to-Ambient ^a	$t \leq 10 \text{ sec}$	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
	Steady State		110	

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature

Electrical Characteristics







Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Static						
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 10	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 160 V, V_{GS} = 0 V$			1	μA
		$V_{DS} = 160 V, V_{GS} = 0 V, T_J = 55^\circ C$			25	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} = 5 V, V_{GS} = 10 V$	3.5			A
Drain-Source On-Resistance ^a	$r_{DS(on)}$	$V_{GS} = 10 V, I_D = 1.7 A$			300	m Ω
		$V_{GS} = 4.5 V, I_D = 1.4 A$			340	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15 V, I_D = 1.7 A$		13		S
Diode Forward Voltage ^a	V_{SD}	$I_S = 1.45 A, V_{GS} = 0 V$		0.73		V
Dynamic ^b						
Total Gate Charge	Q_g	$V_{DS} = 100 V, V_{GS} = 4.5 V,$ $I_D = 1.7 A$		8.6		nC
Gate-Source Charge	Q_{gs}			2.5		
Gate-Drain Charge	Q_{gd}			4.9		
Turn-On Delay Time	$t_{d(on)}$	$V_{DS} = 100 V, R_L = 58.9 \Omega,$ $I_D = 1.7 A,$ $V_{GEN} = 10 V, R_{GEN} = 6 \Omega$		9		ns
Rise Time	t_r			8		
Turn-Off Delay Time	$t_{d(off)}$			39		
Fall Time	t_f			21		
Input Capacitance	C_{iss}	$V_{DS} = 15 V, V_{GS} = 0 V, f = 1 \text{ Mhz}$		985		pF
Output Capacitance	C_{oss}			81		
Reverse Transfer Capacitance	C_{rss}			40		

Notes


- a. Pulse test: PW ≤ 300us duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


Typical Electrical Characteristics




Typical Electrical Characteristics




7. Gate Charge




8. Normalized On-Resistance Vs Junction Temperature



9. Safe Operating Area




10. Single Pulse Maximum Power Dissipation



11. Normalized Thermal Transient Junction to Ambient

Package Information

Land Pattern
(Only for Reference)



Note:

1. All Dimension Are In mm.
2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
3. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Tie Bar Burrs, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.
4. The Package Top May Be Smaller Than The Package Bottom.
5. Dimension "B" Does Not Include Dambar Protrusion. Allowable Dambar Protrusion Shall Be 0.08 mm Total In Excess Of "B" Dimension At Maximum Material Condition. The Dambar Cannot Be Located On The Lower Radius Of The Foot.