Dual N-Channel 20-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

PRODUCT SUMMARY					
V _{DS} (V)	I _D (A)				
20	$58 @ V_{GS} = 4.5V$	5.0			
	$82 @ V_{GS} = 2.5V$	4.2			

- Low r_{DS(on)} provides higher efficiency and extends battery life
 Low thermal impedance copper leadframe
- Low thermal impedance copper leadframe CF1206-8 saves board space
- Fast switching speed
- High performance trench technology

CF1206-8 Top View		D ₁	D_2
S1	\Box D_1 \Box D_2	G_1 S_1 Channel MOSF	$G_2 \overset{\downarrow}{\smile} S_2$ ET N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_A = 25$ °C UNLESS OTHERWISE NOTED)					
Parameter			Limit	Units	
Drain-Source Voltage			20	V	
Cate-Source Voltage			±8	V	
Continue Durin Control	$T_A=25^{\circ}C$		5.0		
Continuous Drain Current ^a	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	ID	4.1	A	
Pulsed Drain Current ^b	I_{DM}	±30			
Continuous Source Current (Diode Conduction) ^a		I_S	1.7	Α	
D : a	T _A =25°C	D	2.1	W	
Power Dissipation ^a	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$		1.3	vv	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Maximum	Units				
N	t <= 10 sec	D	62.5	°C/W			
Maximum Junction-to-Ambient ^a	Steady State	$R_{ heta JA}$	80	°C/W			

Notes

PRELIMINARY

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature


D	G	TE 4 C Pro	Limits			T T •.	
Parameter	Symbol Test Conditions		Min	Тур	Max	Unit	
Static							
Gate-Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_D=250$ uA	0.7				
Gate-Body Leakage	IGSS	$V_{DS} = 0 \text{ V}, V_{CS} = \pm 8 \text{ V}$			±100	nA	
Zono Coto Voltago Desir Granut	Ipss	$V_{DS}=16 \text{ V}, V_{GS}=0 \text{ V}$			1	uA	
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^{\circ}\text{C}$			25		
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = 5 V, V_{GS} = 4.5 V$	20			Α	
D : G		$V_{GS} = 4.5 \text{ V, } I_{D} = 5 \text{ A}$			58		
Drain-Source On-Resistance ^A	IDS(on)	$V_{GS} = 2.5 \text{ V}, I_D = 4.2 \text{ A}$			82	mΩ	
Forward Tranconductance ^A	gs	$V_{DS} = 15 \text{ V}, I_D = 5 \text{ A}$		22		S	
Diode Forward Voltage	Vsd	$I_S = 1.7 A, V_{GS} = 0 V$		0.7		V	
Dynamic ^b							
Total Gate Charge	Q_{g}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$		7.5			
Gate-Source Charge	Q_{gs}	$I_D = 5 A$		0.6		пC	
Gate-Drain Charge	Qgd	D-3A		1.0		1	
Tum-On Delay Time	td(on)			22			
Rise Time	t r	$V_{DD} = 15 \text{ V, } R_L = 15 \Omega \text{ , } I_D = 1 \text{ A,}$		40			
Turn-Off Delay Time	td(off)	$V_{GEN} = 4.5 V$		50		nS	
Fall-Time	tf			20			
Source-Ddrain Reverse Recovery Time	tır	$I_F = 1.7 A$, $di/dt = 100 A/uS$		40			


Notes


- a. Pulse test: $PW \le 300us duty cycle \le 2\%$.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

Package Information







_	_					
DIM.	MULLIMETERS			INCHES		
	MIN		MAX	MIN	NOM	MAX
A	0,700	0.80	מפגמ	D.DE76	0.0315	0.0334
Al	0.00			0.000		0.002
b	0.24 0.30		1.35	0019	0.012	0.014
C	91,0	0.152	1.25	0.013	0,006	0.010
D	3.00 BSC			0.11B BSC		
E	2.00 BSC			Ů,	079 B:	ï
El	1.70 BSC			1	067 H:	;C
6	0.65 BSC			Į,	026 J.	Ţ
L	0.20	0.275	0,400	0.000	0,011	0.0157
LI	Ō		0.100	Ō		0.004
Ð1	Ů*	n,	12*	ים	10,	12'

PRELIMINARY