N-Channel 40-V (D-S) MOSFET

Key Features:

- Low r_{DS(on)} trench technology
- · Low thermal impedance
- Fast switching speed

Typical Applications:

- DC/DC Conversion
- Power Routing
- Motor Drives


PRODUCT SUMMARY				
V _{DS} (V)	$r_{DS(on)}(m\Omega)$	I _D (A)		
40	4.7 @ V _{GS} = 10V	100 ^C		
40	$6.9 @ V_{GS} = 4.5V$	90		





FREE





ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}$ C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Limit	Units			
Drain-Source Voltage			40	V		
Gate-Source Voltage		V_{GS}	±20	V		
	T _A =25°C		27	A		
Continuous Drain Current	T _A =70°C	l_	22			
Continuous Diain Current	T _C =25°C	l _D	100 ^C			
	T _C =70°C		87			
Pulsed Drain Current ^b	I _{DM}	135				
Continuous Source Current (Diode Conduction) a		I _S	8.1			
	T _A =25°C		5 ^a	W		
Power Dissipation	T _A =70°C	P_{D}	3.2 ^a			
Fower dissipation	T _C =25°C	ı D	83			
	T _C =70°C		53			
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C			

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Maximum	Units				
Maximum Junction-to-Ambient ^a	t <= 10 sec	D	25	°C/W			
IMAXIMUM Sunction-to-Ambient	Steady State	$R_{\theta JA}$	65				
Maximum Junction-to-Case (Drain)	Steady State	$R_{\theta JC}$	1.5				

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature
- c. Package limited

Electrical Characteristics


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250 \text{ uA}$	1			V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA	
Zero Gate Voltage Drain Current	1	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$			1	uA	
Zelo Gate Voltage Brain Current	I _{DSS}	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			25		
On-State Drain Current	I _{D(on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	40			Α	
Drain-Source On-Resistance	r	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$			4.7	mΩ	
Dialii-Source Ori-Nesistance	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 16 \text{ A}$			6.9	11122	
Forward Transconductance	g _{fs}	$V_{DS} = 15 \text{ V}, I_{D} = 20 \text{ A}$		25		S	
Diode Forward Voltage	V_{SD}	$I_S = 4.1 \text{ A}, V_{GS} = 0 \text{ V}$		0.69		V	
		Dynamic					
Total Gate Charge	Q_g	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V},$		49			
Gate-Source Charge	Q_{gs}	$I_{DS} = 20 \text{ V}, V_{GS} = 4.3 \text{ V},$ $I_{D} = 20 \text{ A}$		12		nC	
Gate-Drain Charge	Q_gd	1D = 20 A		23			
Turn-On Delay Time	t _{d(on)}	$V_{DS} = 20 \text{ V}, R_{I} = 1 \Omega,$		19			
Rise Time	t _r	$V_{DS} = 20 \text{ V}, N_L - 1 \Omega,$ $I_D = 20 \text{ A},$		35		no	
Turn-Off Delay Time	$t_{d(off)}$	$V_{GEN} = 10 \text{ V}, R_{GEN} = 6 \Omega$		209		ns	
Fall Time	t _f	VGEN = 10 V, NGEN = 0 12		88			
Input Capacitance	C _{iss}			6861			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		791		pF	
Reverse Transfer Capacitance	C_{rss}			653			

Notes


- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


Typical Electrical Characteristics




1. On-Resistance vs. Drain Current




3. On-Resistance vs. Gate-to-Source Voltage







2. Transfer Characteristics




4. Drain-to-Source Forward Voltage




Typical Electrical Characteristics






7. Gate Charge









9. Safe Operating Area

10. Single Pulse Maximum Power Dissipation



11. Normalized Thermal Transient Junction to Ambient

Package Information



SYMBOLS	DIMENSIONS IN MILLIMETERS		DIMENSIONS IN INCHES			
STMBULS	MIN	NOM	MAX	MIN	NOM	MAX
A	0.85	0. 95	1.00	0.033	0.037	0.039
Al	0.00		0.05	0.000		0.002
b	0.30	0.40	0.50	0.012	0.016	0.020
с	0. 15	0. 20	0. 25	0.006	0.008	0.010
D	5, 20 BSC			0. 205 BSC		
D1	4. 35 BSC			0. 171 BSC		
E	5. 55 BSC 0. 219 BSC					
El	6. 05 BSC			0. 238 BSC		
E2	3. 62 BSC			0. 143 BSC		
e	1. 27 BSC			0.050 BSC		
L	0.45	0.55	0.65	0.018	0.022	0.026
L1	0		0.15	0		0.006
L2	0.68 REF			0. 027 REF		
θ	0°		10°	0°		10°