# Am93L412/93L422

256 x 4-Bit Low-Power TTL Bipolar IMOX™ RAM

#### DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature

#### **GENERAL DESCRIPTION**

The Am93L412/L422 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256-word memory of four bits per word. Easy memory expansion is provided by an active-LOW chip select one (CS<sub>1</sub>) and active HIGH chip select two (CS<sub>2</sub>) as well as open collector OR tieable outputs (Am93L412) or three-state outputs (Am93L422).


An active-LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select one ( $\overline{CS_1}$ ) and write line ( $\overline{WE}$ ) are LOW and chip select two ( $CS_2$ ) is HIGH, the information on data inputs ( $D_0$  through  $D_3$ ) is written into the addressed memory word and preconditions

the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one  $(\overline{CS_1})$  LOW and the chip select two  $(CS_2)$  HIGH and the write line  $(\overline{WE})$  HIGH and with the output enable  $(\overline{OE})$  LOW. The information stored in the addressed word is read out on the noninverting outputs  $(O_1$  through  $O_3$ ).

The outputs of the memory go to an inactive high-impedance state whenever chip select one ( $\overline{CS_1}$ ) is HIGH, chip select two ( $\overline{CS_2}$ ) is LOW, output enable ( $\overline{OE}$ ) is HIGH, or during the writing operation when write enable ( $\overline{WE}$ ) is LOW.

#### **BLOCK DIAGRAM**



## MODE SELECT TABLE

		Input			Output	
CS <sub>2</sub>	CS <sub>1</sub>	WE	ŌĒ	Dn	On	Mode
L	X	X	Х	Х	*Hi-Z	Not Select
X	Н	Х	Х	Х	*Hi-Z	Not Select
Н	L	Ι	Н	Х	*Hi-Z	Output Disable
Н	L	Н	Ĺ	х	Selected Data	Read Data
Н	L	L	Х	L	*Hi-Z	Write ''0''
Н	L	L	Х	Н	*Hi-Z	Write "1"
Н	L	L	н	L	Hi-Z	Write "0" Out- put Disable
Н	L	L	Ι	Н	Hi-Z	Write "1" Out- put Disable
H=+	H = HIGH L = LOW X = Don't Care					= Don't Care

\*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93L422A/L422 BD000600 and as output high level for the Am93L412A/L412.


#### PRODUCT SELECTOR GUIDE

Open-Collector Part Number	Am93L412A	Am93L412A	Am93L412	Am93L412
Three-State Part Number	Am93L422A	Am93L422A	Am93L422	Am93L422
Access Time	45 ns	55 ns	60 ns	75 ns
Temperature Range	С	М	С	M

IMOX is a trademark of Advanced Micro Devices, Inc.

Publication # Rev. Amendment 08015 A /0


# CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

CD000620

# LOGIC SYMBOL




# **ORDERING INFORMATION** (Cont'd.)

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Am93L412/93L422 256 x 4-Bit TTL Bipolar IMOX RAM Am93L412 = Open-Collector, Low Power Am93L422 = Three-State, Low Power

# Valid Combinations AM93L422 AM93L422A PC, PCB, DC, DCB, LC, LCB

AM93L412A

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## **ORDERING INFORMATION**

#### **CPL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations						
AM93L422						
AM93L422A	/DMC,					
AM93L412	/FMC, /LMC					
AM93L412A	7 2010					

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **ABSOLUTE MAXIMUM RATINGS**

Ct T
Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage0.5 V to +7.0 V
DC Voltage Applied to Outputs0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage0.5 V to +5.5 V
DC Input Current

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	. +4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test	Min.	Typ (Note 1)	Max.	Units	
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -5.2 mA		2.4	3.6		Volts
VOL	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 8.0 mA		0.350	0.45	Volts
ViH	Input HIGH Level (Note 3)	Guaranteed input logical	HIGH voltage for all inputs	2.1			Volts
V <sub>IL</sub>	Input LOW Level (Note 3)	Guaranteed input logical	LOW voltage for all inputs			0.8	Volts
hL h	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			-300	μΑ
lн	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V		1	40	μA	
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0	-10		-90	mA	
1	Power Supply Current	ALL inputs = GND	Commercial			80	mA
loc		V <sub>CC</sub> = Max. Military				90	11174
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -10 mA			-0.850	-1.5	Volts
		V <sub>OUT</sub> = 2.4 V	Am93L422A/L422		0	50	
ICEX	Output Leakage Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max.	Am93L422A/L422	-50	0		μΑ
		V <sub>OUT</sub> = 4.5 V	Am93L412A/L412		0	100	
CiN	Input Pin Capacitance	See Note 5	<del> </del>		4		pF
COUT	Output Pin Capacitance	See Note 5			7		pF

Notes: 1. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

2. Applies only to devices with three-state outputs (Am93L422 family).

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. Input and output capacitance measured on a sample basis @ f = 1.0 MHz at initial characterization.
- 6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>j</sub>. θ<sub>jA</sub> ≃ 66°C/W (with moving air) for Ceramic DIP. θ<sub>jC</sub> ≃ 18°C/W for Flatpack and Leadless Chip Carrier.


of to the total address only outlost

<sup>\*</sup>See the last page of this spec for Group A Subgroup testing information.

# SWITCHING TEST CIRCUIT

# SWITCHING TEST WAVEFORMS

# KEY TO SWITCHING WAVEFORMS



KS000010

v <sub>cc</sub> 00′s	•——		
31	R1 \$ <b>600</b> Ω	3.0V 90%	90%
OUTPUT O	= \$ R2 12000	3.0V <10ns 90%	
Ī	∓ <u>↓</u> TC000200	uno ,	TW000040

\*See notes after Switching Characteristics.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

		Am93L412A/L422A		2A		Am93L4	12/L42	2			
			C de	C devices M devic		vices	C devices		M de	vices	
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	t <sub>PLH</sub> (A)(Note 2)	Delay from Address to Output		45		55		60		75	ns
2	t <sub>PHL</sub> (A)(Note 2)	(Address Access Time)		, , ,							
3	tpZH(CS1,CS2)	Delay from Chip Select to Active		30	F	40		35		45	ns
4	tpZL(CS1,CS2)	Output and Correct Data			l					,,,	
5	t <sub>PZH</sub> (WE)	Delay from Write Enable to Active Output and Correct Data		40		45		4-			
6	tpZL(WE)	(Write Recovery)		40	l	45		45		50	ns
7	t <sub>PZH</sub> (ŌĒ)	Delay from Output Enable to Active	1	30		40		35		45	ns
8	t <sub>PZL</sub> ( <del>OE</del> )	Output and Correct Data		30	l	40		35		43	115
9	t <sub>8</sub> (A)	Setup Time Address (Prior to Initiation of Write)	5		10		10		10		ns
10	t <sub>h</sub> (A)	Hold Time Address (After Termination of Write)	5		5		5		10		ns
11	t <sub>8</sub> (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
12	t <sub>h</sub> (DI)	Hold Time Data Input (After Termination of Write)	5		5 .		5		5		ns
13	t <sub>8</sub> (CS <sub>1</sub> ,CS <sub>2</sub> )	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
14	th(CS1,CS2)	Hold Time Chip Select (After Termination of Write)	5		5		5		10		ns
15	t <sub>pw</sub> (WE)	Min Write Enable Pulse Width to Insure Write	35		40		45		55		ns
16	tpHZ(CS1,CS2)	Delay from Chip Select to Inactive	1	30		40		35		45	ns
17	tpLZ(CS1,CS2)	Output (Hi-Z)		"		"		55	l	~~	,,,,
18	t <sub>PHZ</sub> (WE)	Delay from Write Enable to Inactive		35		40		40		45	ns
19	tpLZ(WE)	Output (Hi-Z)						,,,			
20	tpHZ(ŌĒ)	Delay from Output Enable to		30		40		35		45	ns
21	t <sub>PLZ</sub> (OE)	Inactive Output (Hi-Z)									

Notes: 1. For AC and Functional Testing, V<sub>IH</sub> = 3.0 V and V<sub>IL</sub> = 0.0 V.

2. tp<sub>LH</sub>(A) and tp<sub>HL</sub>(A) are tested with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF with both input and output timing referenced to 1.5 V.

3. For open collector devices, all delays from Write Enable (WE) or selects (CS<sub>1</sub>, CS<sub>2</sub>, OE) inputs to the Data Output (O<sub>2</sub> – O<sub>3</sub>) (tp<sub>LZ</sub>(WE), tp<sub>LZ</sub>(CS<sub>1</sub>, CS<sub>2</sub>), tp<sub>LZ</sub>(CS<sub>1</sub>, CS<sub>2</sub>), tp<sub>LZ</sub>(CS<sub>1</sub>, CS<sub>2</sub>) and tp<sub>ZL</sub>(OE)) are measured with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF; and with both the input and output timing referenced to 1.5 V.

4. For three-state output devices, tp<sub>ZH</sub>(WE), tp<sub>ZH</sub>(CS<sub>1</sub>, CS<sub>2</sub>) and tp<sub>ZH</sub>(OE) are measured with S<sub>1</sub> closed, C<sub>L</sub> = 30 pF and with both the input and output timing referenced to 1.5 V. tp<sub>ZL</sub>(WS), tp<sub>ZL</sub>(CS<sub>1</sub>, CS<sub>2</sub>) and tp<sub>ZL</sub>(OE) are measured with S<sub>1</sub> closed, C<sub>L</sub> = 30 pF and with both the input and output timing referenced to 1.5 V. tp<sub>ZL</sub>(WS), tp<sub>ZL</sub>(CS<sub>1</sub>, CS<sub>2</sub>) and tp<sub>ZL</sub>(OE) are measured with S<sub>1</sub> closed, C<sub>L</sub> = 30 pF and with both the input and output timing referenced to 1.5 V. tp<sub>ZL</sub>(CS<sub>1</sub>, CS<sub>2</sub>) and tp<sub>ZL</sub>(OE) are measured with S<sub>1</sub> closed, C<sub>L</sub> = 30 pF and with both the input and output timing referenced to 1.5 V. tp<sub>ZL</sub>(CS<sub>1</sub>, CS<sub>2</sub>) on tp<sub>LL</sub>(CS<sub>1</sub>, CS<sub>2</sub>) on tp<sub>LL</sub>(CS<sub>1</sub>, CS<sub>2</sub>) and tp<sub>LL</sub>(CS<sub>1</sub> open and  $C_L \le 5$  pF and are measured between the 1.5 V level on the input to the V<sub>OH</sub> – 500 mV level on the output.  $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS_1}, CS_2)$  and  $t_{PLZ}(\overline{OE})$  are measured with  $S_1$  closed and  $C_L \le 5$  pF and are measured between the 1.5 V level on the input and the V<sub>OL</sub>+500 mV level on the output.

<sup>\*</sup>See the last page of this spec for Group A Subgroup testing information.






Diagram A. Write Mode (With OE = LOW)




Diagram B. Read Mode

Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93L412A/412, a disabled output is HIGH.

## **GROUP A SUBGROUP TESTING**

# DC CHARACTERISTICS

Parameter Symbol	Subgroups
VoH	1, 2, 3
VoL	1, 2, 3
V <sub>IH</sub>	1, 2, 3
VIL	1, 2, 3
l <sub>IL</sub>	1, 2, 3
۱н	1, 2, 3
Isc	1, 2, 3
lcc	1, 2, 3
V <sub>CL</sub>	1, 2, 3
CEX	1, 2, 3

# **SWITCHING CHARACTERISTICS**

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	12	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	13	t <sub>8</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11
3	t <sub>PZH</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11	14	th(CS1, CS2)	9, 10, 11
4	tpZL(CS1, CS2)	9, 10, 11	15	tpw(WE1)	9, 10, 11
5	t <sub>PZH</sub> (WE)	9, 10, 11	16	t <sub>PHZ</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11
6	t <sub>PZL</sub> (WE)	9, 10, 11	17	t <sub>PLZ</sub> (CS <sub>1</sub> , CS <sub>2</sub> )	9, 10, 11
7	t <sub>PZH</sub> (OE)	9, 10, 11	18	t <sub>PHZ</sub> (WE)	9, 10, 11
8	tpZL(OE)	9, 10, 11	19	t <sub>PLZ</sub> (WE)	9, 10, 11
9	ts(A)	9, 10, 11	20	t <sub>PHZ</sub> ( <del>OE</del> )	9, 10, 11
10	t <sub>h</sub> (A)	9, 10, 11	21	t <sub>PLZ</sub> (OE)	9, 10, 11
11	t <sub>s</sub> (DI)	9, 10, 11			

# MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.