


AMI5HG 0.5 micron CMOS Gate Array

Description

AN4x is a family of AND-NOR circuits consisting of one 3-input AND gate into a 2-input NOR gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="4">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	H	H	H	X	L	X	X	X	H	L	All other combinations				H
A	B	C	D	Q																	
H	H	H	X	L																	
X	X	X	H	L																	
All other combinations				H																	

Core Logic

HDL Syntax

Verilog AN4x *inst_name* (Q, A, B, C, D);

VHDL *inst_name*: AN4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AN41	AN42	AN44	AN46
A	1.0	1.0	1.0	2.1
B	1.0	1.0	1.0	2.1
C	1.0	1.0	1.0	2.1
D	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
AN41	2.0	TBD	2.7
AN42	4.0	TBD	7.6
AN44	4.0	TBD	7.8
AN46	8.0	TBD	15.5

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

		Number of Equivalent Loads	1	2	4	6	8 (max)
AN41	From: Any Input	t_{PLH}	0.15	0.22	0.33	0.44	0.54
	To: Q	t_{PHL}	0.21	0.29	0.42	0.56	0.69
		Number of Equivalent Loads	1	4	8	13	17 (max)
AN42	From: Any Input	t_{PLH}	0.41	0.51	0.63	0.77	0.88
	To: Q	t_{PHL}	0.50	0.61	0.74	0.88	0.99
		Number of Equivalent Loads	1	8	15	22	30 (max)
AN44	From: Any Input	t_{PLH}	0.39	0.52	0.63	0.73	0.83
	To: Q	t_{PHL}	0.47	0.61	0.72	0.83	0.94
		Number of Equivalent Loads	1	14	28	42	56 (max)
AN46	From: Any Input	t_{PLH}	0.38	0.49	0.60	0.70	0.79
	To: Q	t_{PHL}	0.51	0.60	0.69	0.80	0.92

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core Logic