


## AMI5HG 0.5 micron CMOS Gate Array

### Description

AN9x is a family of AND-NOR circuits consisting of one 3-input AND gate and one 2-input AND gate into a 3-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="6">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	H	X	X	X	L	X	X	X	H	H	X	L	X	X	X	X	X	H	L	All other combinations						H
A	B	C	D	E	F	Q																														
H	H	H	X	X	X	L																														
X	X	X	H	H	X	L																														
X	X	X	X	X	H	L																														
All other combinations						H																														

Core Logic

### HDL Syntax

Verilog ..... AN9x *inst\_name* (Q, A, B, C, D, E, F);

VHDL ..... *inst\_name*: AN9x port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads		
	AN92	AN94	AN96
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
AN92	5.0	TBD	10.5
AN94	7.0	TBD	11.4
AN96	11.0	TBD	20.0

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

AN92	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.49 0.51	0.59 0.62	0.72 0.75	0.86 0.90	0.98 1.02
AN94	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.51 0.51	0.64 0.65	0.75 0.76	0.86 0.86	0.98 0.98
AN96	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.46 0.47	0.59 0.57	0.70 0.67	0.79 0.78	0.88 0.90

Delay will vary with input conditions. See page 2-17 for interconnect estimates.