


AMI5HG 0.5 micron CMOS Gate Array

Description

ANDx is a family of AND-NOR circuits consisting of two 3-input AND gates and one 2-input AND gate into a 3-input NOR gate.

Logic Symbol	Truth Table																																													
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>G</th> <th>H</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="8">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	E	F	G	H	Q	H	H	H	X	X	X	X	X	L	X	X	X	H	H	H	X	X	L	X	X	X	X	X	X	H	H	L	All other combinations								H
A	B	C	D	E	F	G	H	Q																																						
H	H	H	X	X	X	X	X	L																																						
X	X	X	H	H	H	X	X	L																																						
X	X	X	X	X	X	H	H	L																																						
All other combinations								H																																						

Core Logic

HDL Syntax

Verilog `ANDx inst_name (Q, A, B, C, D, E, F, G, H);`

VHDL `inst_name: ANDx port map (Q, A, B, C, D, E, F, G, H);`

Pin Loading

Pin Name	Equivalent Loads		
	AND2	AND4	AND6
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1
G	1.0	1.0	2.1
H	1.0	1.0	2.1

AMI5HG 0.5 micron CMOS Gate Array

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AND2	6.0	TBD	11.9
AND4	8.0	TBD	12.1
AND6	13.0	TBD	22.2

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

AND2	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.49 0.49	0.59 0.61	0.71 0.75	0.85 0.92	0.95 1.04
AND4	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.50 0.49	0.64 0.65	0.75 0.76	0.85 0.86	0.96 0.96
AND6	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.45 0.45	0.56 0.60	0.68 0.72	0.79 0.82	0.90 0.92

Delay will vary with input conditions. See page 2-17 for interconnect estimates.